# 82C84A

March 1997

# **CMOS Clock Generator Driver**

## **Features**

- Generates the System Clock For CMOS or NMOS Microprocessors
- Up to 25MHz Operation
- Uses a Parallel Mode Crystal Circuit or External Frequency Source
- · Provides Ready Synchronization
- Generates System Reset Output From Schmitt Trigger Input
- TTL Compatible Inputs/Outputs
- Very Low Power Consumption
- Single 5V Power Supply
- Operating Temperature Ranges

- C82C84A	0°C to +70°C
- I82C84A	40°C to +85°C
- M82C84A	55°C to +125°C

# Description

The Intersil 82C84A is a high performance CMOS Clock Generatordriver which is designed to service the requirements of both CMOS and NMOS microprocessors such as the 80C86, 80C88, 8086 and the 8088. The chip contains a crystal controlled oscillator, a divide-bythree counter and complete "Ready" synchronization and reset logic.

Static CMOS circuit design permits operation with an external frequency source from DC to 25MHz. Crystal controlled operation to 25MHz is guaranteed with the use of a parallel, fundamental mode crystal and two small load capacitors.

All inputs (except X1 and  $\overline{RES}$ ) are TTL compatible over temperature and voltage ranges.

Power consumption is a fraction of that of the equivalent bipolar circuits. This speed-power characteristic of CMOS permits the designer to custom tailor his system design with respect to power and/or speed requirements.


# **Ordering Information**

PART NUMBER	TEMP. RANGE	PACKAGE	PKG. NO.
CP82C84A	0°C to +70°C	18 Ld PDIP	E18.3
IP82C84A	-40°C to +85°C		E18.3
CS82C84A	0°C to +70°C	20 Ld PLCC	N20.35
IS82C84A	-40°C to +85°C		N20.35
CD82C84A	0°C to +70°C	18 Ld CERDIP	F18.3
ID82C84A	-40°C to +85°C		F18.3
MD82C84A/B	-55°C to +125°C		F18.3
8406801VA		SMD#	F18.3
MR82C84A/B	-55°C to +125°C	20 Pad CLCC	J20.A
84068012A		SMD#	J20.A


#### **Pinouts**

#### TOP VIEW 18 V<sub>CC</sub> CSYNC 1 17 X1 PCLK 2 AEN1 16 X2 RDY1 4 15 ASYNC EFI READY 5 RDY2 6 13 F/C AEN2 7 osc 12 RES CLK 8 GND RESET

82C84A (PDIP, CERDIP)



# Functional Diagram



CONTROL PIN	LOGICAL 1	LOGICAL 0
F/C	External Clock	Crystal Drive
RES	Normal	Reset
RDY1, RDY2	Bus Ready	Bus Not Ready
AEN1, AEN2	Address Disabled	Address Enable
ASYNC	1 Stage Ready Synchronization	2 Stage Ready Synchronization

# Pin Description

SYMBOL	NUMBER	TYPE	DESCRIPTION	
AEN1, AEN2	3, 7	I	ADDRESS ENABLE: AEN is an active LOW signal. AEN serves to qualify its respective Bus Ready Signal (RDY1 or RDY2). AEN1 validates RDY1 while AEN2 validates RDY2. Two AEN signal inputs are useful in system configurations which permit the processor to access two Multi-Master System Busses. In non-Multi-Master configurations, the AEN signal inputs are tied true (LOW).	
RDY1, RDY2	4, 6	I	BUS READY (Transfer Complete). RDY is an active HIGH signal which is an indication from a device located on the system data bus that data has been received, or is available RDY1 is qualified by $\overline{\text{AEN1}}$ while RDY2 is qualified by $\overline{\text{AEN2}}$ .	
ASYNC	15	I	READY SYNCHRONIZATION SELECT: ASYNC is an input which defines the synchronization mode of the READY logic. When ASYNC is low, two stages of READY synchronization are provided. When ASYNC is left open or HIGH, a single stage of READY synchronization is provided.	
READY	5	0	READY: READY is an active HIGH signal which is the synchronized RDY signal input. READY is cleared after the guaranteed hold time to the processor has been met.	
X1, X2	17, 16	10	CRYSTAL IN: X1 and X2 are the pins to which a crystal is attached. The crystal frequency is 3 times the desired processor clock frequency, (Note 1).	
F/C	13	I	FREQUENCY/CRYSTAL SELECT: $F/\overline{C}$ is a strapping option. When strapped LOW. $F/\overline{C}$ permits the processor's clock to be generated by the crystal. When $F/\overline{C}$ is strapped HIGH, CLK is generated for the EFI input, (Note 1).	
EFI	14	I	EXTERNAL FREQUENCY IN: When F/C is strapped HIGH, CLK is generated from the input frequency appearing on this pin. The input signal is a square wave 3 times the frequency of the desired CLK output.	
CLK	8	0	PROCESSOR CLOCK: CLK is the clock output used by the processor and all devices which directly connect to the processor's local bus. CLK has an output frequency which is 1/3 of the crystal or EFI input frequency and a 1/3 duty cycle.	
PCLK	2	0	PERIPHERAL CLOCK: PCLK is a peripheral clock signal whose output frequency is 1/2 that of CLK and has a 50% duty cycle.	
OSC	12	0	OSCILLATOR OUTPUT: OSC is the output of the internal oscillator circuitry. Its frequency is equal to that of the crystal.	
RES	11	I	RESET IN: RES is an active LOW signal which is used to generate RESET. The 82C84A provides a Schmitt trigger input so that an RC connection can be used to establish the power-up reset of proper duration.	
RESET	10	0	RESET: RESET is an active HIGH signal which is used to reset the 80C86 family processors. Its timing characteristics are determined by $\overline{\text{RES}}$ .	
CSYNC	1	1	CLOCK SYNCHRONIZATION: CSYNC is an active HIGH signal which allows multiple 82C847 to be synchronized to provide clocks that are in phase. When CSYNC is HIGH the internal counters are reset. When CSYNC goes LOW the internal counters are allowed to resume cou ing. CSYNC needs to be externally synchronized to EFI. When using the internal oscillator CSYNC should be hardwired to ground.	
GND	9		Ground	
V <sub>CC</sub>	18		$V_{\hbox{CC}}$ : The +5V power supply pin. A 0.1 $\mu\hbox{F}$ capacitor between $V_{\hbox{CC}}$ and GND is recommended for decoupling.	

# NOTE:

1. If the crystal inputs are not used X1 must be tied to  $V_{\hbox{\scriptsize CC}}$  or GND and X2 should be left open.

# Functional Description

#### Oscillator

The oscillator circuit of the 82C84A is designed primarily for use with an external parallel resonant, fundamental mode crystal from which the basic operating frequency is derived.

The crystal frequency should be selected at three times the required CPU clock. X1 and X2 are the two crystal input crystal connections. For the most stable operation of the oscillator (OSC) output circuit, two capacitors (C1 = C2) as shown in the waveform figures are recommended. The output of the oscillator is buffered and brought out on OSC so that other system timing signals can be derived from this stable, crystal-controlled source.

**TABLE 1. CRYSTAL SPECIFICATIONS** 

PARAMETER	TYPICAL CRYSTAL SPEC
Frequency	2.4 - 25MHz, Fundamental, "AT" cut
Type of Operation	Parallel
Unwanted Modes	6dB (Minimum)
Load Capacitance	18 - 32pF

Capacitors C1, C2 are chosen such that their combined capacitance

$$CT = \frac{C1 \times C2}{C1 + C2}$$
 (Including stray capacitance)

matches the load capacitance as specified by the crystal manufacturer. This ensures operation within the frequency tolerance specified by the crystal manufacturer.

#### **Clock Generator**

The clock generator consists of a synchronous divide-bythree counter with a special clear input that inhibits the counting. This clear input (CSYNC) allows the output clock to be synchronized with an external event (such as another 82C84A clock). It is necessary to synchronize the CSYNC input to the EFI clock external to the 82C84A. This is accomplished with two flip-flops. (See Figure 1). The counter output is a 33% duty cycle clock at one-third the input frequency.

NOTE: The F/C input is a strapping pin that selects either the crystal oscillator or the EFI input as the clock for the ÷ 3 counter. If the EFI input is selected as the clock source, the oscillator section can be used independently for another clock source. Output is taken from OSC.

#### **Clock Outputs**

The CLK output is a 33% duty cycle clock driver designed to drive the 80C86, 80C88 processors directly. PCLK is a peripheral clock signal whose output frequency is 1/2 that of CLK. PCLK has a 50% duty cycle.

#### **Reset Logic**

The reset logic provides a Schmitt trigger input (RES) and a synchronizing flip-flop to generate the reset timing. The reset signal is synchronized to the falling edge of CLK. A simple RC network can be used to provide power-on reset by utilizing this function of the 82C84A.

#### **READY Synchronization**

Two READY input (RDY1, RDY2) are provided to accommodate two system busses. Each input has a qualifier (AEN1 and AEN2, respectively). The AEN signals validate their respective RDY signals. If a Multi-Master system is not being used the AEN pin should be tied LOW.


Synchronization is required for all asynchronous active-going edges of either RDY input to guarantee that the RDY setup and hold times are met. Inactive-going edges of RDY in normally ready systems do not require synchronization but must satisfy RDY setup and hold as a matter of proper system design.

The ASYNC input defines two modes of READY synchronization operation.

When ASYNC is LOW, two stages of synchronization are provided for active READY input signals. Positive-going asynchronous READY inputs will first be synchronized to flip-flop one of the rising edge of CLK (requiring a setup time tR1VCH) and the synchronized to flip-flop two at the next falling edge of CLK, after which time the READY output will go active (HIGH). Negative-going asynchronous READY inputs will be synchronized directly to flip-flop two at the falling edge of CLK, after which the READY output will go inactive. This mode of operation is intended for use by asynchronous (normally not ready) devices in the system which cannot be guaranteed by design to meet the required RDY setup timing, TR1VCL, on each bus cycle.

When  $\overline{\text{ASYNC}}$  is high or left open, the first READY flip-flop is bypassed in the READY synchronization logic. READY inputs are synchronized by flip-flop two on the falling edge of CLK before they are presented to the processor. This mode is available for synchronous devices that can be guaranteed to meet the required RDY setup time.

ASYNC can be changed on every bus cycle to select the appropriate mode of synchronization for each device in the system.



NOTE: If EFI input is used, then crystal input X1 must be tied to  $V_{CC}$  or GND and X2 should be left open. If the crystal inputs are used, then EFI should be tied to  $V_{CC}$  or GND.

FIGURE 1. CSYNC SYNCHRONIZATION

# 82C84A

# **Absolute Maximum Ratings**

Supply Voltage	+8.0V
Input, Output or I/O Voltage	GND -0.5V to V <sub>CC</sub> +0.5V
ESD Classification	Class 1

# **Operating Conditions**

Operating Voltage Range	+4.5V to +5.5V
Operating Temperature Range	
C82C84A	0°C to +70°C
I82C84A	
M82C84A	55°C to +125°C

#### **Thermal Information**

The sure of Desisters

Thermal Resistance	$\theta_{JA}$ (°C/W)	$\theta_{JC}(SC/W)$
CERDIP Package	80	20
CLCC Package	95	28
PDIP Package	85	N/A
PLCC Package		N/A
Storage Temperature Range	65 <sup>0</sup>	°C to +150°C
Max Junction Temperature		+175°C
Lead Temperature (Soldering 10s)		+300°C
(PLCC - Lead Tips Only)		

(00 ///)

#### **Die Characteristics**

Gate Count		50 Gates
------------	--	----------

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **DC Electrical Specifications** $V_{CC} = +5.0V \pm 10\%$ ,

 $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C (C82C84A)},$   $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C (I82C84A)},$  $T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C (M82C84A)}$ 

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
V <sub>IH</sub>	Logical One Input Voltage	2.0 2.2	-	V V	C82C84A, I82C84 M82C84A, Notes 1, 2
V <sub>IL</sub>	Logical Zero Input Voltage	-	0.8	V	Notes 1, 2, 3
V <sub>IHR</sub>	Reset Input High Voltage	V <sub>CC</sub> -0.8	-	V	
V <sub>ILR</sub>	Reset Input Low Voltage	-	0.5	V	
VT+ - VT-	Reset Input Hysteresis	0.2 V <sub>CC</sub>	-	-	
V <sub>OH</sub>	Logical One Output Current	V <sub>CC</sub> -0.4	-	V	I <sub>OH</sub> = -4.0mA for CLK Output I <sub>OH</sub> = -2.5mA for All Others
V <sub>OL</sub>	Logical Zero Output Voltage	-	0.4	V	I <sub>OL</sub> = +4.0mA for CLK Output I <sub>OL</sub> = +2.5mA for All Others
II	Input Leakage Current	-1.0	1.0	μА	$V_{IN} = V_{CC}$ or GND except $\overline{ASYNC}$ , X1: (Note 4)
ICCOP	Operating Power Supply Current	-	40	mA	Crystal Frequency = 25MHz Outputs Open, Note 5

#### NOTES:

- 1.  $F/\overline{C}$  is a strap option and should be held either  $\leq$  0.8V or  $\geq$  2.2V. Does not apply to X1 or X2 pins.
- 2. Due to test equipment limitations related to noise, the actual tested value may differ from that specified, but the specified limit is guaranteed.
- 3.  $\overline{\text{CSYNC}}$  pin is tested with  $V_{\text{IL}} \leq 0.8V$ .
- ASYNC pin includes an internal 17.5kΩ nominal pull-up resistor. For ASYNC input at GND, ASYNC input leakage current = 300µA nominal, X1 crystal feedback input.
- 5. f = 25MHz may be tested using the extrapolated value based on measurements taken at f = 2MHz and f = 10MHz.

# Capacitance $T_A = +25^{\circ}C$

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C <sub>IN</sub>	Input Capacitance	10	pF	FREQ = 1MHz, all measurements are referenced to device GND
C <sub>OUT</sub>	Output Capacitance	15	pF	Telefeliced to device GND

# 82C84A

# AC Electrical Specifications $V_{CC} = +5V \pm 10\%$ ,

 $T_A = 0^{O}C \text{ to } +70^{O}C \text{ (C82C84A)},$  $T_A = -40^{O}C \text{ to } +85^{O}C \text{ (I82C84A)},$ 


 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C \text{ (M82C84A)}$ 

			LIMITS			(NOTE 1)			
	SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS			
TIMIT	TIMING REQUIREMENTS								
(1)	TEHEL	External Frequency HIGH Time	13	-	ns	90%-90% V <sub>IN</sub>			
(2)	TELEH	External Frequency LOW Time	13	-	ns	10%-10% V <sub>IN</sub>			
(3)	TELEL	EFI Period	36	-	ns				
		XTAL Frequency	2.4	25	MHz	Note 2			
(4)	TR2VCL	RDY1, RDY2 Active Setup to CLK	35	-	ns	ASYNC = HIGH			
(5)	TR1VCH	RDY1, RDY2 Active Setup to CLK	35	-	ns	ASYNC = LOW			
(6)	TR1VCL	RDY1, RDY2 Inactive Setup to CLK	35	-	ns				
(7)	TCLR1X	RDY1, RDY2 Hold to CLK	0	-	ns				
(8)	TAYVCL	ASYNC Setup to CLK	50	-	ns				
(9)	TCLAYX	ASYNC Hold to CLK	0	-	ns				
(10)	TA1VR1V	AEN1, AEN2 Setup to RDY1, RDY2	15	-	ns				
(11)	TCLA1X	AEN1, AEN2 Hold to CLK	0	-	ns				
(12)	TYHEH	CSYNC Setup to EFI	20	-	ns				
(13)	TEHYL	CSYNC Hold to EFI	20	-	ns				
(14)	TYHYL	CSYNC Width	2 TELEL	-	ns				
(15)	TI1HCL	RES Setup to CLK	65	-	ns	Note 3			
(16)	TCLI1H	RES Hold to CLK	20	-	ns	Note 3			
TIMIT	IG RESPONSES				1	•			
(17)	TCLCL	CLK Cycle Period	125	-	ns	Note 6			
(18)	TCHCL	CLK HIGH Time	(1/3 TCLCL) +2.0	-	ns	Note 6			
(19)	TCLCH	CLK LOW Time	(2/3 TCLCL) -15.0	-	ns	Note 6			
(20) (21)	TCH1CH2 TCL2CL1	CLK Rise or Fall Time	-	10	ns	1.0V to 3.0V			
(22)	TPHPL	PCLK HIGH Time	TCLCL-20	-	ns	Note 6			
(23)	TPLPH	PCLK LOW Time	TCLCL-20	-	ns	Note 6			
(24)	TRYLCL	Ready Inactive to CLK (See Note 4)	-8	-	ns	Note 4			
(25)	TRYHCH	Ready Active to CLK (See Note 3)	(2/3 TCLCL) -15.0	-	ns	Note 5			
(26)	TCLIL	CLK to Reset Delay	-	40	ns				
(27)	TCLPH	CLK to PCLK HIGH Delay	-	22	ns				
(28)	TCLPL	CLK to PCLK LOW Delay	-	22	ns				
(29)	TOLCH	OSC to CLK HIGH Delay	-5	22	ns				
(30)	TOLCL	OSC to CLK LOW Delay	2	35	ns				

### NOTES:

- 1. Tested as follows: f = 2.4MHz,  $V_{IH}$  = 2.6V,  $V_{IL}$  = 0.4V,  $C_L$  = 50pF,  $V_{OH}$   $\geq$  1.5V,  $V_{OL}$   $\leq$  1.5V, unless otherwise specified.  $\overline{RES}$  and  $F/\overline{C}$  must switch between 0.4V and  $V_{CC}$  -0.4V. Input rise and fall times driven at 1ns/V.  $V_{IL}$   $\leq$   $V_{IL}$  (max) 0.4V for CSYNC pin.  $V_{CC}$  = 4.5V and 5.5V.
- 2. Tested using EFI or X1 input pin.
- 3. Setup and hold necessary only to guarantee recognition at next clock.
- 4. Applies only to T2 states.
- 5. Applies only to T3 TW states.
- 6. Tested with EFI input frequency = 4.2MHz.

# **Timing Waveforms**



NOTE: All timing measurements are made at 1.5V, unless otherwise noted.

FIGURE 2. WAVEFORMS FOR CLOCKS AND RESETS SIGNALS




FIGURE 3. WAVEFORMS FOR READY SIGNALS (FOR ASYNCHRONOUS DEVICES)





FIGURE 4. WAVEFORMS FOR READY SIGNALS (FOR SYNCHRONOUS DEVICES)

# **Test Load Circuits**



#### NOTES:

- 1.  $C_L = 100 pF$  for CLK output.
- 2.  $C_L = 50pF$  for all outputs except CLK.
- 3.  $C_L$  = Includes probe and jig capacitance.

FIGURE 5. TEST LOAD MEASUREMENT CONDITIONS




FIGURE 6. TCHCL, TCLCH LOAD CIRCUITS





FIGURE 7. TRYLCL, TRYHCH LOAD CIRCUITS

# AC Testing Input, Output Waveform




NOTE: Input test signals must switch between  $V_{IL}$  (maximum) -0.4V and  $V_{IH}$  (minimum) +0.4V.  $\overline{RES}$  and  $F/\overline{C}$  must switch between 0.4V and  $V_{CC}$  -0.4V. Input rise and fall times driven at 1ns/V.  $V_{IL} \le V_{IL}$  (max) -0.4V for CSYNC pin.  $V_{CC}$  -4.5V and 5.5V.

# **Burn-In Circuits**

#### MD82C84A CERDIP $v_{cc}$ C1 R1 18 F9 R2 $v_{cc}$ 17 R2 R2 GND OPEN F6 R3 R1 F10 F5 R2 Vcc R2 F1 ₩ R1 GND R1 F7 · F11 R2 R1 **VCC** F8 R2 R2 GND R1 $v_{cc}$ R2 F12 GND R2 $v_{cc}$ R2

#### MR82C84A CLCC

- GND



#### NOTES:

 $V_{CC}$  = 5.5V  $\pm$ 0.5V, GND = 0V.

 $V_{IH} = 4.5V \pm 10\%$ .

 $V_{IL} = -0.2$  to 0.4V.

R1 =  $47k\Omega$ ,  $\pm 5\%$ .

R2 = 10kΩ, ±5%.

R3 =  $2.2k\Omega$ ,  $\pm 5\%$ .

 $R4 = 1.2k\Omega,\,\pm 5\%.$   $C1 = 0.01\mu F \text{ (minimum)}.$ 

 $F0 = 100kHz \pm 10\%$ .

F1 = F0/2, F2 = F1/2, . . . F12 = F11/2.

## Die Characteristics

**DIE DIMENSIONS:** 

 $66.1 \times 70.5 \times 19 \pm 1 \text{mils}$ 

**METALLIZATION:** 

Type: Si - Al

Thickness: 11kÅ ± 1kÅ

**GLASSIVATION:** 

Type: SiO<sub>2</sub>


Thickness: 8kÅ ± 1kÅ

**WORST CASE CURRENT DENSITY:** 

 $1.42 \times 10^5 \text{ A/cm}^2$ 

# Metallization Mask Layout

#### 82C84A



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (407) 724-7000 FAX: (407) 724-7240

#### **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029