

Quad 12/10/8-Bit Voltage Output DACs with Serial Interface and Adjustable Output Gain

FEATURES

- 12/10/8-Bit Monotonic Quad DAC in 20 Lead QSOP Package
- Adjustable Output Gain
- Wide Output Voltage Swing
- 150 µA per DAC at 5V Supply
- 100 μA per DAC at 3V Supply
- On Board Reference
- Serial Interface with three-wire SPI/QSPI and Microwire Interface Compatible
- Serial Data Out for Daisy-Chaining
- 8 µS Full scale Settling Time

APPLICATION


- Battery-Powered Applications
- Industrial Process Control
- Digital Gain and Offset Adjustment

OVERVIEW

The ICM7377B, ICM7357B and ICM7337B are Quad 12-Bit, 10-Bit and 8-Bit wide output voltage swing DACs respectively, with guaranteed monotonic behavior. These DACs are available in 20 Lead QSOP package. They include adjustable output gain for ease of use and flexibility. The reference output is available on a separate pin and can be used to drive external loads. The operating supply range is 2.7V to 5.5V.

The input interface is an easy to use three-wire SPI/QSPI and Microwire compatible interface. The DAC has a double buffered digital input. And there is a serial data output port to allow daisy-chaining applications.


BLOCK DIAGRAM





ICM7377B/7357B/7337B Quad 12/10/8-Bit Voltage Output DACs with Serial Interface and Adjustable Output Gain

PACKAGE



PIN DESCRIPTION (20 Lead QSOP)

Pin	Name	I/O	Description
1	VDD	Ι	Supply Voltage
2	FBA	Ι	Inverting Input of The Output Amplifier DAC A. Output Amplifier Feedback Input.
3	VOA	0	DAC A Output Voltage
4	VOB	0	DAC B Output Voltage
5	FBB	Ι	Inverting Input of The Output Amplifier DAC B. Output Amplifier Feedback Input.
6	REFAB	I	Reference Voltage Input for DAC A and DAC B
7	CLR	Ι	Active Low Clear Input (CMOS). Resets All Registers to Zero. DAC outputs go to 0 V
8	CS	I	Active Low Chip Select (CMOS)
9	SDI	Ι	Serial Data Input (CMOS)
10	SCK	Ι	Serial Clock Input (CMOS)
11	DGND	Ι	Digital Ground
12	SDO	0	Serial Data Output
13	REFOUT	0	Reference Output
14	N/C	-	No Connection
15	REFCD	Ι	Reference Voltage Input for DAC C and DAC D
16	FBC	Ι	Inverting Input of The Output Amplifier DAC C. Output Amplifier Feedback Input.
17	VOC	0	DAC C Output Voltage
18	VOD	0	DAC D Output Voltage
19	FBD	Ι	Inverting Input of The Output Amplifier DAC D. Output Amplifier Feedback Input.
20	AGND	Ι	Analog Ground



Quad 12/10/8-Bit Voltage Output DACs with Serial Interface and Adjustable Output Gain

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.3 to 7.0	V
I _{IN}	Input Current	+/- 25.0	mA
V _{IN_}	Digital Input Voltage (SCK, SDI, CS, CLR)	-0.3 to 7.0	V
V _{IN_REF}	Reference Input Voltage	-0.3 to 7.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
T _{SOL}	Soldering Temperature	300	°C

Note: Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ORDERING INFORMATION

Part	Operating Temperature Range	Package
ICM7377B	-40 °C to 85 °C	20-Pin QSOP
ICM7357B	-40 °C to 85 °C	20-Pin QSOP
ICM7337B	-40 °C to 85 °C	20-Pin QSOP

DC ELECTRICAL CHARACTERISTICS

$(V_{DD} = 2.7V \text{ to } 5.5V; V_{OUT} \text{ unloaded}; all specifications T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$	(Vpp = 2.7V to 5.5)	: Vour unloaded: all s	specifications TMIN to	TMAX unless otherwise noted)
---	---------------------	------------------------	------------------------	------------------------------

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
DC PERFO	ORMANCE					
ICM7377B	1					
Ν	Resolution		12			Bits
DNL	Differential Nonlinearity	(Notes 1 & 3)		0.4	<u>+</u> 1.0	LSB
INL	Integral Nonlinearity	(Notes 1 & 3)		4.0	<u>+</u> 12.0	LSB
ICM7357B						
Ν	Resolution		10			Bits
DNL	Differential Nonlinearity	(Notes 1 & 3)		0.1	<u>+</u> 1.0	LSB
INL	Integral Nonlinearity	(Notes 1 & 3)		1.0	<u>+</u> 3.0	LSB
ICM7337B					•	
Ν	Resolution		8			Bits
DNL	Differential Nonlinearity	(Notes 1 & 3)		0.05	<u>+</u> 1.0	LSB
INL	Integral Nonlinearity	(Notes 1 & 3)		0.25	<u>+</u> 0.75	LSB
	·					
GE	Gain Error				<u>+</u> 0.5	% of FS
OE	Offset Error				<u>+</u> 25	mV
POWER R	EQUIREMENTS		•		·	-
V _{DD}	Supply Voltage		2.7		5.5	V
I _{DD}	Supply Current			0.6	1.5	mA



Quad 12/10/8-Bit Voltage Output DACs with Serial Interface and Adjustable Output Gain

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OUTPUT (CHARACTERISTICS					
	Output Voltage Range	(Note 3)	0		V _{DD}	V
VO _{SC}	Short Circuit Current			60	150	mA
R _{OUT}	Amp Output Impedance	At Mid-scale (Note 2) At 0-scale (Note 2)		1.0 100	5.0 200	Ω Ω
	Output Line Regulation	V _{DD} =2.7 to 5.5 V		0.4	3.0	mV/V
LOGIC IN	PUTS	·			•	
V _{IH}	Digital Input High	(Note 2)	2.4			V
V _{IL}	Digital Input Low	(Note 2)			0.8	V
	Digital Input Leakage				5	μΑ
REFEREN	CE		•	•	•	•
V _{REFOUT}	Reference Output		1.2	1.25	1.3	V
	Reference Output Line Regulation	V _{DD} =2.7 to 5.5 V		0.8	4.0	mV/V

AC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V \text{ to } 5.5V; V_{OUT} \text{ unloaded}; all specifications T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
SR	Slew Rate			2		V/µs
	Settling Time			8		μs
	Mid-scale Transition Glitch Energy			40		nV-S

- Linearity is defined from code 64 to 4095 (ICM7377B) Note 1: Linearity is defined from code 16 to 1023 (ICM7357B) Linearity is defined from code 4 to 255 (ICM7337B) Guaranteed by design; not tested in production
- Note 2: Note 3: See Applications Information
- Note 4: All digital inputs are either at GND or V_{DD}

TIMING CHARACTERISTICS

 $(V_{DD} = 2.7V \text{ to } 5.5V; \text{ all specifications } T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t ₁	SCK Cycle Time	(Note 2)	30			ns
t ₂	Data Setup Time	(Note 2)	10			ns
t ₃	Data Hold Time	(Note 2)	10			ns
t4	SCK Falling edge to CS Rising Edge	(Note 2)	0			ns
t5	CS Falling Edge to SCK Rising Edge	(Note 2)	15			ns
t ₆	CS Pulse Width	(Note 2)	20			ns






Figure 1. Serial Interface Timing Diagram



ICM7377B/7357B/7337B Quad 12/10/8-Bit Voltage Output DACs with Serial Interface and Adjustable Output Gain




Figure 2. Serial Interface Operation Diagram



ICM7377B/7357B/7337B Quad 12/10/8-Bit Voltage Output DACs

ICP

with Serial Interface and Adjustable Output Gain

CONTENTS OF INPUT SHIFT REGISTER

ICM7377B (12-Bit DAC)

MSB															LSB
C3	C2	C1	C0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CONTROL WORD				DATA WORD											

Figure 3. Contents of ICM7377B Input Shift Register

ICM7357B (10-Bit DAC)

MSB

MSB															LSB	
C3	C2	C1	C0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	Х	
CO	NTRO	L WOF	RD		DATA WORD									Х	Х	I

Figure 4. Contents of ICM7357B Input Shift Register

ICM7337B (8-Bit DAC)

MCD

NI3D															LOD
C3	C2	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0	Х	Х	Х	Х
CO	NTRO	L WOF	RD	DATA WORD								Х	Х	Х	Х

Figure 5. Contents of ICM7337B Input Shift Register

C3	C2	C1	C0	DATA (D0 - D11)	FUNCTION
0	0	0	0	Data	Load Input Latch DAC A
0	0	0	1	Data	Update DAC A
0	0	1	0	Data	Load Input Latch and Update DAC A
0	0	1	1	Data	Load Input Latch DAC B
0	1	0	0	Data	Update DAC B
0	1	0	1	Data	Load Input Latch and Update DAC B
0	1	1	0	Data	Load Input Latch DAC C
0	1	1	1	Data	Update DAC C
1	0	0	0	Data	Load Input Latch and Update DAC C
1	0	0	1	Data	Load Input Latch DAC D
1	0	1	0	Data	Update DAC D
1	0	1	1	Data	Load Input Latch and Update DAC D
1	1	0	0	Data	Load Input Latch All DACs
1	1	0	1	Data	Update All DACs
1	1	1	0	Data	Load Input Latch and Update All DACs
1	1	1	1	Х	No Operation

Table 1. Serial Interface Input Word



ICM7377B/7357B/7337B Quad 12/10/8-Bit Voltage Output DACs

with Serial Interface and Adjustable Output Gain

DETAILED DESCRIPTION

The ICM7377B is a 12-bit voltage output quad DAC. The ICM7357B is the 10-bit version of this family and the ICM7337B is the 8-bit version.

This family of DACs employs a resistor string architecture guaranteeing monotonic behavior. There is a 1.25V onboard reference and an operating supply range of 2.7V to 5.5V.

Reference Input

There are two reference inputs that can be driven from ground to V_{DD} -1.5V. Determine the output voltage using the following equation:

$$V_{OUT} = V_{REF} \times (D / (2^n))$$

Where D is the numeric value of DAC's decimal input code, V_{REF} is the reference voltage and n is number of bits, i.e. 12 for ICM7377B, 10 for ICM7357B and 8 for ICM7337B.

Reference Output

The reference output is nominally 1.25V and is brought out to a separate pin and can be used to drive external loads. The outputs will nominally swing from 0 to 2.5V.

Output Amplifier

The Quad DAC has 4 output amplifiers with a wide output swing. The actual swing of the output amplifiers will be limited by offset error and gain error. See the Applications Information Section for a more detailed discussion.

The 4 output amplifier's inverting input of 4 DACs are available to the user, allowing force and sense capability for remote sensing and specific gain adjustment. The unity gain can be provided by connecting the inverting input to the output.

The output amplifier can drive a load of 2.0 $k\Omega$ to V_{DD} or GND in parallel with a 500 pF load capacitance.

The output amplifier has a full-scale typical settling time of 8 μs and it dissipates about 100 μA with a 3V supply voltage.

Serial Interface and Input Logic

This quad DAC family uses a standard 3-wire connection compatible with SPI/QSPI and Microwire interfaces. Data is loaded in 16-bit words which consist of 4 address and control bits (MSBs) followed by 12 bits of data (see table 1). The ICM7357 has the last 2 LSBs as don't care and the ICM7337 has the last 4 LSBs as don't care. The DAC is double buffered with an input latch and a DAC latch.

Serial Data Input

SDI (Serial Data Input) pin is the data input pin for All DACs. Data is clocked in on the rising edge of SCK which has a Schmitt trigger internally to allow for noise immunity on the SCK pin. This specially eases the use for opto-coupled interfaces.

The Chip Select pin which is the 8th pin of 20 QSOP package is active low. This pin must be low when data is being clocked into the part. After the 16th clock pulse the Chip Select pin must be pulled high (level-triggered) for

the data to be transferred to an input bank of latches. This pin also disables the SCK pin internally when pulled high and the SCK pin must be low before this pin is pulled back low. As the Chip Select pin is pulled high the shift register contents are transferred to a bank of 16 latches (see Figure 2.). The 4 bit control word (C3~C0) is then decoded and the DAC is updated or loaded depending on the control word (see Table 1).

The DAC has a double-buffered input with an input latch and a DAC latch. The DAC output will swing to its new value when data is loaded into the DAC latch. The user has three options: loading only the input latch, updating the DAC with data previously loaded into the input latch or loading the input latch and updating the DAC at the same time with a new code.

Serial Data Output

SDO (Serial Data Output) is the internal shift register's output. This pin can be used as the data output pin for Daisy-Chaining and data readback. And it is compatible with SPI/QSPI and Microwire interfaces.

Power-On Reset

There is a power-on reset on board that will clear the contents of all the latches to all 0s on power-up and the DAC voltage output will go to ground.

APPLICATIONS INFORMATION

Power Supply Bypassing and Layout Considerations

As in any precision circuit, careful consideration has to be given to layout of the supply and ground. The return path from the GND to the supply ground should be short with low impedance. Using a ground plane would be ideal. The supply should have some bypassing on it. A 10 μF tantalum capacitor in parallel with a 0.1 μF ceramic with a low ESR can be used. Ideally these would be placed as close as possible to the device. Avoid crossing digital and analog signals, specially the reference, or running them close to each other.

Output Swing Limitations

The ideal rail-to-rail DAC would swing from GND to V_{DD} . However, offset and gain error limit this ability. Figure 6 illustrates how a negative offset error will affect the output. The output will limit close to ground since this is single supply part, resulting in a dead-band area. As a larger input is loaded into the DAC the output will eventually rise above ground. This is why the linearity is specified for a starting code greater than zero.

Figure 7 illustrates how a gain error or positive offset error will affect the output when it is close to V_{DD} . A positive gain error or positive offset will cause the output to be limited to the positive supply voltage resulting in a deadband of codes close to full-scale.



Quad 12/10/8-Bit Voltage Output DACs with Serial Interface and Adjustable Output Gain




Figure 6. Effect of Negative Offset





Figure 7. Effect of Gain Error and Positive Offset



PACKAGE INFORMATION

20 OSOP



108ILYS	20 QSOP	
148	MIN	MAX
A	0.053	0.068
Å1	0.004	0.010
B	0.008	0.012
D	0.337	0.344
E	0.150	0.157
H	0.229	0.244
e	0.025 BSC	
С	0.007	0.009
L	0.016	0.034
X	0.0575	REF
0 1	00	8°
62	7º BSC	

NOTE:

- 1. 2.
- LEAD COPLANARITY SHOULD BE 0 TO 0.004" MAX. PACKAGE SURFACE FINISHING: (2.1) TOP: MATTE (CHARMILLES # 24~27) (2.2) ALL SIDE: MATTE (CHARMILLES # 24~27) (2.3) BOTTOM: MATTE (CHARMILLES # 24~27) ALL DIMENSION EXCLUDING MOLD FLASHES. MAX DEVIATION OF CENTRE OF PACKAGE AND CENTRE OF LEADFRAME TO BE 0.004". MAY MISALLENDERE DEFINITION AND BOTTOM
- З.
- 4.
- MAX MISALIGNMENT BETWEEN TOP AND BOTTOM CENTRE OF PACKAGE TO BE 0.004". 5.
- THE LEAD WIDTH, B TO BE DETERMINED AT 0.0075" FROM THE LEAD TIP. 6.



Quad 12/10/8-Bit Voltage Output DACs with Serial Interface and Adjustable Output Gain

ORDERING INFORMATION

