8-BIT SINGLE-CHIP MICROCONTROLLERS

HMS77C1000A HMS77C1001A

User's Manual (Ver. 2.0)



Version 1.1 Published by MCU Application Team ©2001 Hynix Semiconductor All right reserved.

Additional information of this manual may be served by Hynix Semiconductor offices in Korea or Distributors and Representatives listed at address directory.

Hynix Semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, Hynix Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

Contents of Table

OVERVIEW 1
Description1
Features1
BLOCK DIAGRAM 2
PIN ASSIGNMENT 3
PACKAGE DIAGRAM 4
PIN FUNCTION
PORT STRUCTURES 7
ELECTRICAL CHARACTERISTICS 9
Absolute Maximum Ratings9
Recommended Operating Conditions9
DC Characteristics (1) 10
DC Electrical Characteristics (2)11
AC Electrical Characteristics (1) 12
AC Electrical Characteristics (2)13
Typical Characteristics14
ARCHITECTURE 17
CPU Architecture 17
MEMORY 18
Program Memory18
Data Memory18
Special Function Registers 19
I/O PORTS 24
Port RA24

Port RB
I/O Interfacing
I/O Successive Operations
TIMER0 MODULE AND TMR0 REGISTER 26
Timer Mode27
Counter Mode27
Using Timer0 with an External Clock28
Prescaler
CONFIGURATION AREA
OSCILLATOR CIRCUITS
XT, HF or LF Mode
RC Oscillation Mode31
RESET 33
Power-On Reset (POR)34
Internal Reset Timer (IRT)
WATCHDOG TIMER (WDT)
WDT Period
WDT Programming Considerations
Power-Down Mode (SLEEP)
SLEEP
Wake-up From SLEEP
Minimizing Current Consumption
TIME-OUT SEQUENCE AND POWER DOWN STATUS BITS (TO/PD) 41
POWER FAIL DETECTION PROCESSOR 42

HMS77C1000A / HMS77C1001A

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

1. OVERVIEW

1.1 Description

The HMS77C1000A and HMS77C1001A are an advanced CMOS 8-bit microcontroller with 0.5K/1K words(12-bit) of EPROM. The Hynix Semiconductor HMS77C1000A and HMS77C1001A are a powerful microcontroller which provides a high flexibility and cost effective solution to many small applications. The HMS77C1000A and HMS77C1001A provide the following standard features: 0.5K/1K words of EPROM, 25 bytes of RAM, 8-bit timer/counter, power-on reset, on-chip oscillator and clock circuitry. In addition, the HMS77C1000A and HMS77C1001A supports power saving modes to reduce power consumption.

Device name	ROM Size	RAM Size	Package
HMS77C1000A	0.5K words(12-bit)	25 bytes	18 PDIP, SOP or 20 SSOP
HMS77C1001A	1K words(12-bit)	25 bytes	18 PDIP, SOP or 20 SSOP

1.2 Features

• High-Performance RISC CPU:

- 12-bit wide instructions and 8-bit wide data path
- 33 single word instructions
- 0.5K/1K words on-chip program memory
- 25 bytes on-chip data memory
- Minimum instruction execution time 200ns @20MHz
- Operating speed: DC 20 MHz clock input
- Seven special function hardware registers
- Two-level hardware stack

• Peripheral Features:


- Twelve programmable I/O lines
- One 8-bit timer/counter with 8-bit programmable prescaler
- Power-On Reset (POR)
- Power Fail Detector : noise immunity circuit 2 level detect (2.7V, 1.8V)

- Internal Reset Timer (IRT)
- Watchdog Timer (WDT) with on-chip RC oscillator
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options: Configuration word
 - RC: Low-cost RC oscillator (200KHz~4MHz)
 - XT: Standard crystal/resonator (455KHz~4MHz)
 - HF: High-speed crystal/resonator (4~20MHz)
 - LF: Power saving, low-frequency crystal/resonator (32~200KHz)


• CMOS Technology:


- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide-operating range:
 2.5V to 5.5V @ RC, XT, LF
 4.5V to 5.5V @ HF

2. BLOCK DIAGRAM





3. PIN ASSIGNMENT





4. PACKAGE DIAGRAM





5. PIN FUNCTION

VDD: Supply voltage.

VSS: Circuit ground.

RESET: Reset the MCU.

 X_{IN} : Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

X_{OUT}: Output from the inverting oscillator amplifier.

RA0~RA3: RA is an 4-bit, CMOS, bidirectional I/O port.

RA pins can be used as outputs or inputs according to "0" or "1" written the their Port Direction Register(TRISA).

RB0~RB7: RB is a 8-bit, CMOS, bidirectional I/O port. RB pins can be used as outputs or inputs according to "0" or "1" written the their Port Direction Register(TRISB).

EC0: EC0 is an external clock input to Timer0. It should be tied to V_{SS} or V_{DD} , if not in use, to reduce current consumption.


PIN NAME	DIP, SOP Pin No.	SSOP Pin No.	In/Out	Input Levels	Function	
V _{DD}	14	15,16	Р	-	Supply voltage	
V _{SS}	5	5,6	Р	-	Circuit ground	
RESET	4	4	I	ST	Reset signal input/programming voltage input. This pin is an active low reset to the device. Voltage on the \ensuremath{RESET} pin must not exceed V_{DD} to avoid unintended entering of programming mode.	
X _{IN}	16	18	I	ST	Oscillator crystal input/external clock source input	
X _{OUT}	15	17	ο	-	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, X_{OUT} pin outputs CLKOUT which has 1/4 the frequency of X_{IN} , and denotes the instruction cycle rate.	
RA0	17	19	I/O	TTL		
RA1	18	20	I/O	TTL		
RA2	1	1	I/O	TTL	4-bit bi-directional I/O ports	
RA3	2	2	I/O	TTL		
RB0	6	7	I/O	TTL		
RB1	7	8	I/O	TTL		
RB2	8	9	I/O	TTL		
RB3	9	10	I/O	TTL		
RB4	10	11	I/O	TTL	8-bit bi-directional I/O ports	
RB5	11	12	I/O	TTL		
RB6	12	13	I/O	TTL]	
RB7	13	14	I/O	TTL		
EC0	3	3	I	ST	Clock input to Timer0. Must be tied to V_{DD} or V_{SS} , if not in use, to reduce current consumption.	

TABLE 5-1 PINOUT DESCRIPTION

Legend : I =input, O = output, I/O = input/output, P = power, - = Not used, TTL = TTL input, ST = Schmitt Trigger input


6. PORT STRUCTURES


• RESET



HMS77C1000A/HMS77C1001A

• RA0~3/RB0~7





7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Supply voltage0 to +7.5	V
Storage Temperature65 to +125 °	°C
Voltage on $\overline{\text{RESET}}$ with respect to V_{SS} 0.3 to 13.5	5V
Voltage on any pin with respect to V_{SS} 0.3 to V_{DD} +0	.3
Maximum current out of V _{SS} pin150 m	ıΑ
Maximum current into V _{DD} pin100 m	ıΑ
Maximum output current sunk by (I _{OL} per I/O Pin)25	mA
Maximum output current sourced by (I _{OH} per I/O Pin)	

7.2 Recommended Operating Conditions

Maximum current (ΣI_{OL})	. 120 mA
Maximum current (ΣI _{OH})	80 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Symbol	Condition	Specific	Specifications		
			Min.	Max.	Unit	
Supply Voltage	\/	f _{XIN} =20MHz	4.5	5.5	- V	
	V _{DD}	f _{XIN} =4MHz	2.5	5.5	V	
Operating Frequency		RC Mode	0.2	4		
	frank	XT Mode	0.455	4	MHz	
	fxin	HF Mode	4	20		
		LF Mode	32	200	KHz	
Operating Temperature	T _{OPR}		-40	85	°C	

7.3 DC Characteristics (1)

• (T_A=-40°C~+85°C)

		Test Ora dition	5	Specificatio	n	1.1
Parameter	Symbol	Test Condition	Min	Typ ¹	Max	Unit
Supply Voltage						
XT, RC, LF	V _{DD}		2.5		5.5	V
HF			4.5		5.5	
V _{DD} start voltage to ensure Power-On Reset	V _{POR}		-	V _{SS}	-	V
VDD rise rate	S_{VDD}^2		0.05	-	-	V/mS
RAM Data Retention Voltage	V _{DR}		-	1.5	-	V
Power Fail Detection						
Normal Level	V_{PFD}		-	2.7	-	V
Low Level			-	1.8	-	
Supply Current						
XT, RC ⁴	13	$X_{IN} = 4MHz, V_{DD} = 5V$	-	1.8	3.3	mA
HF	IDD ³	$X_{IN} = 20MHz, V_{DD} = 5V$	-	9.0	20	mA
LF		$X_{IN} = 32$ KHz, $V_{DD} = 3$ V, WDT Disabled	-	17	40	uA
Power Down Current	15	$V_{DD} = 3V$, WDT Enabled	-	4	14	
	I _{PD} ⁵	V _{DD} = 3V, WDT Disabled	-	0.4	5	uA

1. Data in "Typ" column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2. This parameter is characterized but not tested.

3. The test conditions for all I_{DD} measurements in NOP execution are:

 X_{IN} = external square wave; all I/O pins tristated, pulled to V_{SS} , EC0 = V_{DD} , RESET = V_{DD} ; WDT disabled/enabled as specified.

4. Does not include current through R_{ext} . The current through the resistor can be estimated by the formula; $I_R = V_{DD}/2R_{ext}$ (mA)

 Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS} as like measurement conditions of supply current.

7.4 DC Electrical Characteristics (2)

• (T_A=-40°C~+85°C)

	<u> </u>	T (O IV)	Spe	cification		
Parameter	Symbol	Test Condition	Min	Typ ¹	Max	Unit
Input High Voltage						
I/O Ports (TTL)			0.25V _{DD} +0.8			
RESET, EC0, (ST)	Vih		0.85V _{DD}		V _{DD}	V
X _{IN} (ST)		RC only	0.85V _{DD}			
X _{IN} (ST)		XT, HF, LF	0.7V _{DD}			
Input Low Voltage						
I/O Ports (TTL)					$0.15V_{DD}$	
RESET, EC0, (ST)	VIL		V _{SS}		$0.15V_{DD}$	V
X _{IN} (ST)		RC only			$0.15V_{DD}$	
X _{IN} (ST)		XT, HF, LF			$0.3V_{DD}$	
Hysteresis of Schmitt Trigger Inputs	V _{HYS}		0.15V _{DD} ²			V
Input Leakage Current		$V_{IN} = V_{DD}$ or V_{SS}				
X _{IN} (ST)	١L	XT, HF, LF	-3.0	0.5	3.0	uA
Other Pins			-1.0	0.2	1.0	
Output High Voltage						
I/O Ports	V _{ОН}	$I_{OH} = -5.0$ mA, $V_{DD} = 4.5$ V	V _{DD} - 0.9		V _{DD}	V
X _{OUT}		I_{OH} = -0.5mA, V_{DD} = 4.5V, RC osc.				
Output Low Voltage						
I/O Ports	V _{OL}	$I_{OL} = 8.0 \text{mA}, V_{DD} = 4.5 \text{V}$	V _{SS}		0.8	V
X _{OUT}		I_{OL} = 0.6mA, V_{DD} = 4.5V, RC osc.				

1. Data in "Typ" column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2. This parameter are characterized but not tested.

7.5 AC Electrical Characteristics (1)

• (T_A=-40°C~+85°C)

Deremeter	Symbol	Test Canditian		Specificatio	n	Unit	
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
		XT osc mode	DC	-	4.0	MHz	
External Clock Input Frequency	F _{XIN}	HF osc mode	DC	-	20	MHz	
linguonoy		LF osc mode	DC	-	200	KHz	
		RC osc mode	DC	-	4.0	MHz	
	_	XT osc mode	0.1	-	4.0	MHz	
Oscillator Frequency ¹	F _{XIN}	HF osc mode	4.0	-	20	MHz	
		LF osc mode	5.0	-	200	KHz	
		XT osc mode	250	-	-	nS	
External Clock Input Period	T _{XIN}	HF osc mode	50	-	-	nS	
		LF osc mode	5	-	-	uS	
		RC osc mode	250	-	-	nS	
Oppillaton David 1	т	XT osc mode	250	-	10,000	nS	
Oscillator Period ¹	T _{XIN}	HF osc mode	50	-	250	nS	
		LF osc mode	5	-	200	uS	
	- .	XT osc mode	85	-	-	nS	
Clock in X _{IN} Pin ¹ Low to High Time	T _{XIN} L T _{XIN} H	HF osc mode	20	-	-	nS	
Low to high time	' AIN' '	LF osc mode	2	-	-	uS	
		XT osc mode	-	-	25	nS	
Clock in X _{IN} Pin ¹ Rise or Fall Time	T _{XIN} R T _{XIN} F	HF osc mode	-	-	25	nS	
RISE OF FAIL LIME	' XINF	LF osc mode	-	-	50	nS	

1. This parameter is characterized but not tested.


7.6 AC Electrical Characteristics (2)

• (T_A=-40°C~+85°C)

	Ourshall Test Oser dition	Sp				
Parameter ¹	Symbol Test Condition		Min	Typ ²	Max	Unit
RESET Pulse Width (Low)	T _{RESET}	$V_{DD} = 5V$	100	-	-	nS
Watchdog Timer Time-Out Period (No-prescaler)	T _{WDT}	$V_{DD} = 5V$	9	18	30	mS
Internal Reset Timer Period	T _{IRT}	$V_{DD} = 5V$	9	18	30	mS
EC0 High or Low Pulse Width						
No Prescaler	T _{EC0} H T _{EC0} L	$T_{CY} = 4 X T_{XIN}$	10	-	-	nS
With Prescaler	'ECOL		0.5T _{CY} + 20	-	-	
EC0 Period						
No Prescaler	T _{EC0} P	N = Prescaler Value (1,2,4,256)	20	-	-	nS
With Prescaler		(',_, ', ',	(T _{CY} +40) / N	-	-	

1.

These parameters are characterized but not tested. Data in "Typ" column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. 2.





7.7 Typical Characteristics


These graphs and tables are for design guidance only and are not tested or guaranteed.


In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation














14














Cext	Rext	Average
Cexi	Rext	Fosc @ 5V,25°C
	3.3K	6.5MHz
0n.E	5K	5.4MHz
0pF	15K	2.3MHz
	100K	400KHz
	3.3K	4.3MHz
20n E	5K	3.5MHz
20pF	15K	1.4MHz
	100K	240KHz
	3.3K	1.8MHz
100pF	5K	1.5MHz
100pF	15K	610KHz
	100K	100KHz
	3.3K	780KHz
200pE	5K	630KHz
300pF	15K	260KHz
	100K	42.5KHz

Table 7-1 RC Oscillator Frequencies

8. ARCHITECTURE

8.1 CPU Architecture

The HMS700 core is a RISC-based CPU and uses a modified Harvard architecture. This architecture uses two separate memories with separate address buses, one for the program memory and the other for the data memory. This architecture adapts 33 single word instructions that are 12bit wide instruction and has an internal 2-stage pipeline (fetch and execute), which results in execution of one instruction per single cycle(200ns @ 20MHz) except for program branches. The HMS77C100XA can address 1K x 12 Bits program memory and 25 Bytes data memory. And it can directly or indirectly address data memory.

The HMS700 core has three special function registers - PC, STATUS and FSR - in data memory map and has ATU (Address Translation Unit) to provide address for data memory and has an 8-bit general purpose ALU and work-ing register(W) as an accumulator. The W register consists of 8-bit register and it can not be an addressed register.




FIGURE 8-1 HMS700 CPU BLOCK DIAGRAM

9. MEMORY

The HMS77C100XA has separate memory maps for program memory and data memory. Program memory can only be read, not written to. It can be up to 1K words of program memory. Data memory can be read and written to 32 bytes including special function registers.

9.1 Program Memory

The program memory is organized as 0.5K, 12-bit wide words (HMS77C1000A) and 1K, 12-bit wide words (HMS77C1001A). The program memory words are addressed sequentially by a program counter. Incrementing at location $1FF_H(HMS77C1000A)$ or $3FF_H$ (HMS77C1001A) will cause a wrap around to 000_H .

Figure 9-1 and Figure 9-2 show a map of program memory. After reset, CPU begins execution from reset vector which is stored in address($1FF_H$: HMS77C1000A, $3FF_H$: HMS77C1001A).




FIGURE 9-1 HMS77C1000A PROGRAM MEMORY MAP AND STACK




FIGURE 9-2 HMS77C1001A PROGRAM MEMORY MAP AND STACK

9.2 Data Memory

The data memory consists of 25 bytes of RAM and seven special function registers. The data memory locations are addressed directly or indirectly by using FSR.

Figure 9-3 shows a map of data memory. The special function registers are mapped into the data memory..




FIGURE 9-3 HMS77C100XA DATA MEMORY MAP

9.3 Special Function Registers

This devices has seven special function register that are the INDF register, the Program Counter(PC), the STATUS register, File Select Register(FSR), 8-bit Timer(TMR0), and I/O data register(RA, RB).

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of

the device (Table 9-1).

TMR0, RA and RB are not in the G700 CPU. They are located in each peripheral function blocks. All special function register are placed on data memory map. The INDF register is not a physical register and this register is used for indirect addressing mode...

Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Power-On Reset	RESET and WDT Reset
TRIS	N/A	I/O coi	I/O control registers (TRISA, TRISB)							1111 1111	1111 1111
OPTION	N/A		Contains control bits to configure Timer0, Timer0/WDT prescaler and PFD							0011 1111	0011 1111
INDF	00 _Н		Jses contents of FSR to address data memory (not a physical register)						a	xxxx xxxx	uuuu uuuu
TMR0	01 _H	8-bit re	8-bit real-time clock/counter							xxxx xxxx	uuuu uuuu
PCL	02 _H	Low or	der 8bi	ts of PC	;					1111 1111	1111 1111
STATUS	03 _H	-	-	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
FSR	04 _H	Indirec	t data r	nemory	addres	s pointe	er			1xxx xxxx	luuu uuuu
RA	05 _H	-	-	-	-	RA3	RA2	RA1	RA0	xxxx	uuuu
RB	06 _H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	սսսս սսսս

TABLE 9-1 SPECIAL FUNCTION REGISTER SUMMARY

Legend : Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' x = unknown, u = unchanged, q = see the tables in Section 17 for possible values.

9.3.1 INDF Register

The INDF register is not physically implemented register, used for indirect addressing mode. If the INDF register are accessed, CPU goes to indirect addressing mode. Then CPU accesses the Data memory which address is the contents of FSR.

If the INDF register are accessed in indirect addressing mode(I.e., FSR=00H), 00H will be loaded into data bus. This time, note the arithmetic status bits of STATUS register may be affected.

The FSR<4:0> bits are used to select data memory addresses $00_{H}\ to\ 1F_{H}.$

HMS77C1000A and HMS77C1001A do not use banking. FSR<7:5> are unimplemented and read as '1's.




FIGURE 9-4 DIRECT/INDIRECT ADDRESSING

9.3.2 TMR0 Register

The TMR0 register is a data register for 8-bit timer/ counter. In reset state, the TMR0 register is initialized with " 00_{H} ".

9.3.3 Program Counter (PC)

The program counter contains the 10-bit address of the instruction to be executed(9-bit address for HMS77C1000A).

The lower 8 bits of the program counter are contained in the PCL register which can be provided by the instruction word for a call instruction, or any instruction where the PCL is the destination while the ninth bit of the program counter comes from the page address bit - PA0 of the STA-TUS register(HMS77C1001A only).


This is necessary to cause program branches across program memory page boundaries.

Prior to the execution of a branch operation, the user must initialize the PA0 bit of STATUS register.

The eighth bit of the program counter can come from the instruction word by execution of goto instruction, or can be cleared by execution of call or any instruction where the PCL is the destination.

In reset state, the program counter is initialized with " $1FF_H$ "(HMS77C1000A) or " $3FF_H$ "(HMS77C1001A).

Note: Because PC<8> is cleared in the subroutine call instruction, or any Modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).






FIGURE 9-5 LOADING OF BRANCH INSTRUCTION -HMS77C1000A




FIGURE 9-6 LOADING OF BRANCH INSTRUCTION -HMS77C1001A

9.3.4 Stack Operation

The HMS77C100XA have a 2-level hardware stack. The stack register consists of two 9-bit save registers(HMS77C1000A), 10-bit save registers(HMS77C1001A). A physical transfer of register contents from the program counter to the stack or vice versa, and within the stack, occurs on call and return instructions. If more than two sequential call instructions are executed, only the most recent two return address are stored. If more than two sequential return instructions are executed, the stack will be filled with the address previously stored in level 2. The stack cannot be read or written by

program.




FIGURE 9-7 OPERATION OF 2-LEVEL STACK

9.3.5 STATUS Register

This register contains the arithmetic status of the ALU, the

RESET status, and the page select bit for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

It is recommended that only instructions that do not affect status of CPU be used on STATUS register. Care should be exercised when writing to the STATUS register as the ALU status bits are updated upon completion of the write operation, possibly leaving the STATUS register with a result that is different than intended. In reset state, the STATUS register is initialized with "00011XXX_B".

		R/W	R	R	R/W	R/W	R/W	ADDRESS ; 03 _H
-	-	PA0	то	PD	Z	DC	С	RESET VALUE : 0001_1XXX
bit7					•		R = Readable bit W = Writable bit	
0 = 100 1 = 70: Time 1 = 0 = 7D: Powe 1 =	gram memo page 0 (00 1A page 1 (20 -overflow b After powe entering po A watchdow er-down bit After powe instruction By executio	0h - 1FFh 0h - 3FFh it r-up, watc wer-down g timer tim r-up or by) - HMS77) - HMS77 hdog clear mode e-overflow the watch	C1001A ⁻ instruction v occurred dog clear	n, or	(for add additic 1 = A c occ 0 = A c did subtra 1 = A b res 0 = A b res 0 = A b res	arry from the curred not occur ction porrow from t ult did not oc porrow from t ult occurred	ibtraction) e 4th low order bit of the result e 4th low order bit of the result the 4th low order bit of the
0 =	t The result is zero The result is not zero					0 = A c subtra 1 = A b 0 = A b rotatio	carry occurre carry did not ction porrow did no porrow occur n	occur ot occur

FIGURE 9-8 STATUS REGISTER

9.3.6 FSR Register

The FSR register is an 8-bit register. The lower 5 bits are used to store indirect address for data memory. The upper 3 bits are unimplemented and read as "0". Figure 9-9 shows how the FSR register can be used in indirect addressing mode.

In reset state, the FSR register is initialized with "1XXX_XXXB".




FIGURE 9-9 FSR REGISTER AND DIRECT/INDIRECT ADDRESSING MODE

9.3.7 OPTION Register

The OPTION register consists of 8-bit write-only register and can not addressed. This register is able to control the status of PFD, TMR0/WDT prescaler and TMR0. To modify the OPTION register, the content of W register are transferred to the OPTION register by executing the OPTION instruction.

In reset state, the OPTION register is initialized with "00111111 $_B$ ".

һүиіх

HMS77C1000A/HMS77C1001A

W	W	W	W	W	W	V	V	W		ESS ; N/A VALUE : 0011_11		
OWOPT	PFDEN	TOCS	TOSE	PSA	PS2	PS	S1	PS0		W = Writable bit		
bit7	6	6 5 4 3 2 1								-n = Value at POR reset		
LOWOPT			tion level s ection leve			PS2-P	2-PS0: Prescaler rate select bits)					
			ction level				Bit Value Time		Timer 0 rate	WDT rate		
PFDEN:	Power	-fail detect	tion enable	e bit			000		1:2	1:1		
			er-fail dete				001		1:4	1:2		
TOCS:		•	er-fail dete urce selec				C	010	1:8	1:4		
1005.		ansition or				C	011	1:16	1:8			
	0 = Int	ernal instr	uction cycl	e clock			1	100	1:32	1:16		
T0SE:			dge select				1	101	1:64	1:32		
	1 = Inc EC0	1 = Increment on high-to-low transition on EC0			on on		1	10	1:128	1:64		
	0 = Inc EC0	crement or	n low-to-hię	gh transitic	on on		1	11	1:256	1:128		
PSA:	1 = Pr		iment bit signed to t signed to t		D							

FIGURE 9-10 OPTION REGISTER

The HMS77C100XA has a 4-bit I/O port(RA) and a 8-bit I/O port(RB).

All pin have data(RA,RB) and direction(TRISA,TRISB) registers which can assign these ports as output or input.

A "0" in the port direction registers configure the corresponding port pin as output. Conversely, write "1" to the corresponding bit to specify it as input pin (Hi-Z state).

For example, to use the even numbered bit of RB as output ports and the odd numbered bits as input ports, write " 55_{H} " to TRISB register during initial setting as shown in Figure 10-1.

All the port direction registers in the HMS77C100XA have "1" written to them by reset function. This causes all port as input.




FIGURE 10-1 EXAMPLE OF PORT I/O ASSIGNMENT

10.1 Port RA

RA is a 4-bit I/O register. Each I/O pin can independently used as an input or an output through the port direction register, TRISA. A "0" in the TRISA register configure the corresponding port pin as output. Conversely, write "1"to the corresponding bit to specify it as input pin.

Bits 7-4 are unimplemented and read as '0's.





FIGURE 10-2 RA PORT REGISTERS

10.2 Port RB

RB is an 8-bit I/O register. Each I/O pin can independently used as an input or an output through the port direction register, TRISB. A "0" in the TRISB register configure the corresponding port pin as output. Conversely, write "1"to the corresponding bit to specify it as input pin.



Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

10.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 10-4. All ports may be used for both input and output operation.

For input operations these ports are non-latching. Any input must be present until read by an input instruction. The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output..

10.4 I/O Successive Operations

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 10-5). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port.

The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed.




FIGURE 10-4 EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN

Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Power-On Reset	RESET and WDT Reset
TRIS	N/A	I/O con	/O control registers (TRISA, TRISB)								1111 1111
RA	05 _Н	-	-	-	-	RA3	RA2	RA1	RA0	xxxx	uuuu
RB	06 _H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu

TABLE 10-1 SUMMARY OF PORT REGISTERS

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0', x = unknown, u = unchanged.

Otherwise, the previous state of that pin may be read into the CPU rather than the new state.

When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.




FIGURE 10-5 SUCCESSIVE I/O OPERATION

11. TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- 8-bit software programmable prescaler
- Internal or external clock select

• Edge select for external clock

Figure 11-1 is a simplified block diagram of the Timer0 module, while Figure 11-2 shows the electrical structure of the Timer0 input.




FIGURE 11-1 BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER




FIGURE 11-2 ELECTRICAL STRUCTURE OF EC0 PIN

11.1 Timer Mode

If the OPTION register bit5(T0CS) is cleared, the timer mode is selected and is operated with internal system clock (T_{CY}). The Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Figure 11-3 and Figure 11-4 show the timing diagram of Timer.

- No Prescaler (PSA=0)

Timer will increment every instruction cycle(Q4).

- With Prescaler (PSA=1)

Timer will increment with prescaler division ratio. @ $PS2 \sim PS0 = (1:2) \sim (1:256)$ Counter Mode

11.2 Counter Mode

If the OPTION register bit5(T0CS) is set, the counter mode is selected and operates with event clock input.

In this mode, TimerO will increment either on every rising or falling edge of pin ECO. The incrementing edge is determined by the source edge select bit TOSE (OPTION<4>). Clearing the TOSE bit selects the rising edge.

Program Counter)	PC-1	PC	PC+1	PC+2	PC+3	PC+4	PC+5	PC+6
nstruction		[W ' TMR0]	[TMR0'W]	[TMR0 ' W]	[TMR0'W]	[TMR0'W]	[TMR0 ' W]	
Instruction Executed			Write TMR0 executed	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0		Read TMR0 reads NT0+2
TMR0	то	T0+1	T0+2	 	NTO	Ϋ́	NT0+1	NT0+2
Timer0 Clock				increment in	hibited			

FIGURE 11-3 TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

Program ounter)	PC-1	PC	PC+1	PC+2	PC+3	PC+4	PC+5	PC+6
struction etch		[W'TMR0]	[TMR0 ' W]	[TMR0 ' W]	[TMR0'W]	[TMR0'W]	[TMR0'W]	
nstruction Executed				Read TMR0 reads NT0			Read TMR0 reads NT0+1	
MR0	то	T0+1	X	 	NT0			NT0+1
imer0 lock				increment in	habited			ו ו ו י

FIGURE 11-4 TIMER0 TIMING: INTERNAL CLOCK/PRESCALER 1:2

Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Power-On Reset	RESET and WDT Reset
TMR0	01 _H	8-bit real-ti	3-bit real-time clock/counter							xxxx xxxx	uuuu uuuu
OPTION	N/A	LOWOPT	PFDEN	TOCS	TOSE	PSA	PS2	PS1	PS0	0011 1111	0011 1111

TABLE 11-1 REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged.

11.3 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (T_{OSC}) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.3.1 External Clock Synchronization

The synchronization of EC0 input with the internal phase clocks is accomplished by sampling EC0 clock or the prescaler output on the Q2 and Q4 falling of the internal phase clocks.

After the synchronization, counter increments on the next instruction cycle (Q4). There is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incrementing. Figure 11-5 shows the syn-

chronization and the increment of the counter mode.

- EC0 clock specification
 - No Prescaler (PSA = 0)
 - High or low time(min) $\ge 2T_{XIN} + 20ns$
 - With Prescaler (PSA = 1)
 - High or low time(min) $\ge 4T_{XIN} + 40$ ns

But, there is a noise filter on the EC0 pin, the minimum low or high time(10ns) should be required.

11.3.2 Timer0 Increment Delay

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incrementing. Figure 11-5 shows the delay from the external clock edge to the timer incrementing.




FIGURE 11-5 TIMER0 TIMING WITH EXTERNAL CLOCK

11.4 Prescaler

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The prescaler assignment is controlled in software by the

control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is neither readable nor writable.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio. When the prescaler is assigned to the Timer0 module, prescale values of 1:2,


1:4,..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

On a RESET, the prescaler contains all '0's.

12. CONFIGURATION AREA

The device configuration area can be programmed or left unprogrammed to select device configurations such as oscillator type, security bit or watchdog timer enable bit.



Four memory locations $[AAAH \sim (AAA+3)_H]$ are designated as customer ID recording locations where the user can store check-sum or other customer identification numbers. These area are not accessible during normal execution but are readable and writable during program/verify mode. It is recommended that only the 4 least significant bits of ID recording locations are used.

FIGURE 12-1 DEVICE CONFIGURATION AREA

	bit11	4	3	2	1	bit0	
Configuration Word	-		СР	WDTE	FOSC1	FOSC0	$Address:FFF_H$
	Unimplemented, read as	s 'O'					
	CP : Code protection bit. 1 = Code protection disabled 0 = Code protection enabled						
bit 2	WDTE : Watchdog timer enabled 1 = WDT enabled 0 = WDT disabled	le bit					
bit 1-0	FOSC1:FOSC0 : Oscillator set 11 = RC oscillator 10 = HF oscillator 01 = XT oscillator 00 = LF oscillator	lectio	n bits				

FIGURE 12-2 CONFIGURATION WORD FOR HMS77C100XA

13. OSCILLATOR CIRCUITS

HMS77C100XA supports four user-selectable oscillator modes. The oscillator modes are selected by programming the appropriate values into the configuration word.

- XT : Crystal/Resonator
- HF : High Speed Crystal/Resonator
- LF : Low Speed and Low Power Crystal
- RC : External Resistor/Capacitor

13.1 XT, HF or LF Mode

In XT, LF or HF modes, a crystal or ceramic resonator is connected to the X_{IN} and X_{OUT} pins to establish oscillation (Figure 13-1). The HMS77C100XA oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. Bits 0 and 1 of the configuration register (FOSC1:FOSC2) are used to configure the different external resonator/crystal oscillator modes. These bits allow the selection of the appropriate gain setting for the internal driver to match the desired operating frequency. When in XT, LF or HF modes, the device can have an external clock source drive the X_{IN} pin (Figure 13-2). In this case, the X_{OUT} pin should be left open.




FIGURE 13-1 CRYSTAL OR CERAMIC RESONATOR (HF, XT OR LF OSC CONFIGURATION)




FIGURE 13-2 EXTERNAL CLOCK INPUT OPERATION (HF, XT OR LF OSC CONFIGURATION)

Osc	Resonator	Cap.Range	Cap. Range
Type	Freq	C1	C2
ХТ	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HF	4.0 MHz	15-68 pF	15-68 pF
	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF

TABLE 13-1 CAPACITOR SELECTION FOR CERAMIC RESONATORS

Note: These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

Osc	Crystal	Cap.Range	Cap. Range
Type	Freq	C1	C2
LF	32 kHz ¹	15 pF	15 pF
	100 kHz	15-30 pF	30-47 pF
	200 kHZ	15-30 pF	15-82 pF
ХТ	100 kHz 200 kHz 455 kHz 1 MHz 2 MHz 4 MHz	15-30 pF 15-30 pF 15-30 pF 15-30 pF 15-30 pF 15-30 pF 15-47 pF	200-300 pF 100-200 pF 15-100 pF 15-30 pF 15-30 pF 15-30 pF 15-47 pF
HF	4 MHz	15-30 pF	15-30 pF
	8 MHz	15-30 pF	15-30 pF
	20 MHz	15-30 pF	15-30 pF

TABLE 13-2 CAPACITOR SELECTION FOR CRYSTAL

1. For VDD > 4.5V, $C1 = C2 \approx 30 \text{ pF}$ is recommended.

Note: These values are for design guidance only. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. If you change from this device to another device, please verify oscillator characteristics in your application.

13.2 RC Oscillation Mode

The external RC oscillator mode provides a cost-effective approach for applications that do not require a precise operating frequency. In this mode, the RC oscillator frequency is a function of the supply voltage, the resistor(R) and capacitor(C) values, and the operating temperature.

In addition, the oscillator frequency will vary from unit to unit due to normal manufacturing process variations. Furthermore, the difference in lead frame capacitance between package types also affects the oscillation frequency, especially for low C values. The external R and C component tolerances contribute to oscillator frequency variation as well.

The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 13-3 shows how the R is connected to the HMS77C100XA. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω . Table 13-3 shows recommended value of Rext and Cext.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), it is recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

Cext	Rext	Average F _{XIN} @ 5V, 25°C
	3.3K	6.5MHz
0pF	5K	5.4MHz
Opr	15K	2.3MHz
	100K	400KHz
	3.3K	4.3MHz
20nE	5K	3.5MHz
20pF	15K	1.4MHz
	100K	240KHz
	3.3K	1.8MHz
100pE	5K	1.5MHz
100pF	15K	610KHz
	100K	100KHz
	3.3K	780KHz
200pE	5K	630KHz
300pF	15K	260KHz
	100K	42.5KHz

TABLE 13-3 RC OSCILLATION FREQUENCIES

The Electrical Specifications sections show R frequency variation from part to part due to normal process variation.

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the X_{OUT} pin, and can be used for test purposes or to synchronize other logic.




FIGURE 13-3 RC OSCILLATION MODE

14. RESET

HMS77C100XA devices may be reset in one of the following ways:

- Power-On Reset (POR)
- Power-Fail detect reset (PFDR)
- RESET (normal operation)
- RESET wake-up reset (from SLEEP)
- WDT reset (normal operation)
- WDT wake-up reset (from SLEEP)

Each one of these reset conditions causes the program counter to branch to reset vector address. (HMS77C1000A is $1FF_H$ and HMS77C1001A is $3FF_H$).

Table 14-1 shows these reset conditions for the PCL and STATUS registers.

Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-On Reset (POR), PFDR, RESET or WDT reset. A RESET or WDT wake-up from SLEEP also results in a device reset, and not a continuation of operation before SLEEP.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits (STATUS <4:3>) are set or cleared depending on the different reset conditions. These bits may be used to determine the nature of the reset.

Table 14-2 lists a full description of reset states of all registers. Figure 14-1 shows a simplified block diagram of the on-chip reset circuit.

Condition	PCL Addr: 02 _H	STATUS Addr: 03 _H
Power-On Reset	1111 1111	0001 1xxx
RESET reset or PFD reset (normal operation)	1111 1111	000u uuuu ¹
RESET wake-up or PFD reset (from SLEEP)	1111 1111	0001 Ouuu
WDT reset (normal operation)	1111 1111	0000 uuuu ²
WDT wake-up (from SLEEP)	1111 1111	0000 Ouuu

TABLE 14-1 RESET CONDITIONS FOR SPECIAL REGISTERS

- 1. TO and PD bits retain their last value until one of the other reset conditions occur.
- 2. The CLRWDT instruction will set the \overline{TO} and \overline{PD} bits. Legend : x = unknown, u = unchanged.

Register	Address	Power-On Reset	Wake-up Reset	RESET, PFDR, WDT Reset	
W	N/A	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TRIS	N/A	1111 1111	1111 1111	1111 1111	
OPTION	N/A	0011 1111	0011 1111	0011 1111	
INDF	00 _H	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR0	01 _H	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PCL ¹	02 _H	1111 1111	1111 1111	1111 1111	
STATUS ¹	03 _H	0001 1xxx	100q quuu	000q quuu	
FSR	04 _H	1xxx xxxx	luuu uuuu	luuu uuuu	
PORTA	05 _H	xxxx	uuuu	uuuu	
PORTB	06 _H	xxxx xxxx	uuuu uuuu	uuuu uuuu	
General Purpose Register Files	07-1F _H	xxxx xxxx	uuuu uuuu	uuuu uuuu	

TABLE 14-2 RESET CONDITIONS FOR ALL REGISTERS

1. See Table 14-1 for reset value for specific conditions.

Legend : - = unimplemented, read as '0', x = unknown, u = unchanged. q = see the tables in Section 17 for possible values.




FIGURE 14-1 SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

14.1 Power-On Reset (POR)

The HMS77C100XA family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip reset for most power-up situations. To use this feature, the user merely ties the $\overrightarrow{RESET}/V_{PP}$ pin to VDD. A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 14-1. The Power-On Reset circuit and the Internal Reset Timer circuit are closely related. On power-up, the reset latch is set and the IRT is reset. The IRT timer begins counting once it detects **RESET** to be high. After the time-out period, which is typically 7 ms (oscillation stabilization time), it will reset the reset latch and thus end the on-chip reset signal.




FIGURE 14-2 TIME-OUT SEQUENCE ON POWER-UP (RESET NOT TIED TO VDD)




FIGURE 14-3 TIME-OUT SEQUENCE ON POWER-UP (RESET TIOED TO VDD): FAST VDD RISE TIME





FIGURE 14-4 TIME-OUT SEQUENCE ON POWER-UP (RESET TIOED TO VDD): SLOW VDD RISE TIME

A power-up example where $\overline{\text{RESET}}$ is not tied to VDD is shown in Figure 14-2. VDD is allowed to rise and stabilize before bringing $\overline{\text{RESET}}$ high. The chip will actually come out of reset TIRT after $\overline{\text{RESET}}$ goes high and POR, PFDR is released.

In Figure 14-3, the on-chip Power-On Reset feature is being used (RESET and VDD are tied together). The VDD is stable before the internal reset timer times out and there is no problem in getting a proper reset. However, Figure 14-4 depicts a problem situation where VDD rises too slowly. The time between when the IRT senses a high on the RE-SET/V_{PP} pin, and when the RESET/V_{PP} pin (and VDD) actually reach their full value, is too long. In this situation, when the internal reset timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external R circuits be used to achieve longer POR delay times (Figure 14-5).

Note: When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

The POR circuit does not produce an internal reset when VDD declines.



- External Power-On Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 $k\Omega$ is recommended to make sure that voltage drop across R does not violate the device electrical specification.
- R1 = 100W to 1 kW will limit any current flowing into RESET from external capacitor C in the event of RESET pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 14-5 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER- UP)

14.2 Internal Reset Timer (IRT)

The Internal Reset Timer (IRT) provides a fixed 7 ms nominal time-out on reset. The IRT operates on an internal RC oscillator. The processor is kept in RESET as long as the IRT is active. The IRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip IRT keeps the device in a RESET condition for approximately 7 ms after the voltage on the $\overrightarrow{RESET}/V_{PP}$ pin has reached a logic high (V_{IH}) level and POR released. Thus, external RC networks connected to the \overrightarrow{RESET} input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications. The Device Reset time delay will vary from chip to chip due to V_{DD}, temperature, and process variation.

The IRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the HMS77C100XA from SLEEP mode automatically.

15. WATCHDOG TIMER (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the X_{IN} pin. That means that the WDT will run even if the clock on the X_{IN} and X_{OUT} pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The $\overline{\text{TO}}$ bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Figure 12-2). Refer to the HMS77C100XA Programming Specifications to determine how to access the configuration word.

15.1 WDT Period

The WDT has a nominal time-out period of 14 ms, (with no prescaler). If a longer time-out period is desired, a pres-

caler with a division ratio of up to 1:256 can be assigned to the WDT (under software control) by writing to the OP-TION register. Thus, time-out a period of a nominal 3.5 seconds can be realized. These periods vary with temperature, V_{DD} and part-to-part process variations (see DC specs).

Under worst case conditions ($V_{DD} = Min.$, Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

15.2 WDT Programming Considerations

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.




FIGURE 15-1 WATCHDOG TIMER BLOCK DIAGRAM

Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Power-On Reset	RESET and WDT Reset
OPTION	N/A	LOWOPT	PFDEN	TOCS	TOSE	PSA	PS2	PS1	PS0	0011 1111	0011 1111

TABLE 15-1 SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

16. Power-Down Mode (SLEEP)

For applications where power consumption is a critical factor, device provides power down mode with Watchdog operation. Executing of SLEEP Instruction is entrance to SLEEP mode. In the SLEEP mode, oscillator is turn off and system clock is disable and all functions is stop, but all registers and RAM data is held. The wake-up sources from SLEEP mode are external RESET pin reset and watchdog time-overflow reset.

16.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction. If enabled, the Watchdog Timer will be cleared

but keeps running, the $\overline{\text{TO}}$ bit (STATUS<4>) is set, the $\overline{\text{PD}}$ bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT timeout does not drive the $\overrightarrow{\text{RESET}}$ pin low.

For lowest current consumption while powered down, the EC0 input should be at V_{DD} or V_{SS} and the RESET pin must be at a logic high level.




FIGURE 16-2 TIMING DIAGRAM OF WAKE-UP FROM SLEEP MODE DUE TO WATCHDOG TIME-OVERFLOW RESET

from external MCU is very high that the current doesn't

But input voltage level should be VSS or VDD. Be careful

that if unspecified voltage, i.e. if uncertain voltage level

(not V_{SS} or V_{DD}) is applied to input pin, there can be little

Note: In the SLEEP operation, the power dissipation asso-

ciated with the oscillator and the internal hardware

is lowered; however, the power dissipation associated with the pin interface (depending on the external

circuitry and program) is not directly determined by

the hardware operation of the SLEEP feature. This

point should be little current flows when the input

level is stable at the power voltage level (V_{DD}/V_{SS});

however, when the input level becomes higher than

the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal

into the high-impedance state, a current flow across

the ports input transistor, requiring it to fix the level

If it is not appropriate to set as an input mode, then set to

current (max. 1mA at around 2V) flow.

by pull-up or other means.

flow.

16.2 Wake-up From SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. An external reset input on $\overline{\text{RESET}}$ pin.
- 2. A Watchdog Timer time-out reset (if WDT was enabled).
- 3. PFD reset

Both of these events cause a device reset. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of device reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked.


The WDT is cleared when the device wakes from sleep, regardless of the wake-up source.


16.3 Minimizing Current Consumption

The SLEEP mode is designed to reduce power consumption. To minimize current drawn during SLEEP mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.

It should be set properly that current flow through port doesn't exist.

First conseider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing








FIGURE 16-3 APPLICATION EXAMPLE OF UNUSED INPUT PORT




FIGURE 16-4 APPLICATION EXAMPLE OF UNUSED OUTPUT PORT

17. TIME-OUT SEQUENCE AND POWER DOWN STATUS BITS (TO/PD)

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a RESET or Watchdog Timer (WDT) reset, or a RESET or WDT wake-up reset.

то	PD	RESET was caused by				
1	1	Power-up(POR)				
u	u	RESET or PFD reset (normal operation) ¹				
1	0	RESET Wake-up or PFD reset (from SLEEP)				
0	1	WDT reset (normal operation)				
0	0	WDT wake-up reset (from SLEEP)				

TABLE 17-1 TO/PD STATUS AFTER RESET

 The TO and PD bits maintain their status (u) until a reset occurs. A low-pulse on the RESET input does not change the TO and PD status bits.

These STATUS bits are only affected by events listed in

Table 17-2.

Event	то	PD	Remarks
Power-up	1	1	
WDT Time-out	0	u	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

TABLE 17-2 EVENTS AFFECTING TO/PD STATUS BITS

Note: A WDT time-out will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit.

Table 14-1 lists the reset conditions for the special function registers, while Table 14-2 lists the reset conditions for all the registers.

18. POWER FAIL DETECTION PROCESSOR

HMS77C100XA has an on-chip power fail detection circuitry to immunize against power noise. If V_{DD} falls below a level for longer 100ns, the power fail detection processor may reset MCU and preserve the device from the malfunction due to Power Noise.




FIGURE 18-1 POWER FAIL DETECTION PROCESSOR

The bit6(PFDEN) of OPTION register activates the PFD Circuit, and bit7(LOWopt) lowers the detection level of the Power Noise. The normal detection level is typically 2.7V and the lowered detection level is typically 1.8V. Figure 18-2 shows a Power Fail Detection Situations where the detection level is selected by LOWOPT Bit.

Note: The PFD circuit is not implemented on the in circuit emulator, user can not experiment with it. There fore, after final development user program, this function may be experimented on OTP




FIGURE 18-2 POWER FAIL DETECTION SITUATIONS