FUJITSU SEMICONDUCTOR
DATA SHEET

## FLASH MEMORY

**CMOS** 

8 M (1 M  $\times$  8/512 K  $\times$  16) BIT

# MBM29SL800TD/BD-10/12

### **■** DESCRIPTION


The MBM29SL800TD/BD are a 8 M-bit, 1.8 V-only Flash memory organized as 1 Mbytes of 8 bits each or 512 Kwords of 16 bits each. The MBM29SL800TD/BD are offered in a 48-pin TSOP (I) , 48-ball FBGA and 48-ball SCSP packages. These devices are designed to be programmed in-system with the standard system 3.0 V  $V_{CC}$  supply. 12.0 V  $V_{PP}$  and 5.0 V  $V_{CC}$  are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

(Continued)

## **■ PRODUCT LINE UP**

Part	No.	MBM29SL800TD/MBM29SL800BD				
Ordering Part No.	$Vcc = +2.0 V \pm 0.2$	-10	-12			
Max Address Access T	ime (ns)	100	120			
Max CE Access Time (	ns)	100	120			
Max OE Access Time (	ns)	35	50			

### ■ PACKAGES





### (Continued)

The standard MBM29SL800TD/BD offer access times 100 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable  $(\overline{OE})$ , write enable  $(\overline{WE})$ , and output enable  $(\overline{OE})$  controls.

The MBM29SL800TD/BD are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29SL800TD/BD are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.5 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29SL800TD/BD are erased when shipped from the factory.

The devices feature single 1.8 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of  $DQ_7$ , by the Toggle Bit feature on  $DQ_6$ , or the RY/ $\overline{BY}$  output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E<sup>2</sup>PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29SL800TD/BD memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

### **■ FEATURES**

Single 1.8 V read, program, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E<sup>2</sup>PROMs

• Compatible with JEDEC-standard world-wide pinouts

48-pin TSOP (I) (Package suffix: TN – Normal Bend Type, TR – Reversed Bend Type)

48-ball FBGA (Package suffix : PBT)

48-ball SCSP (Package suffix: PW)

Minimum 100,000 program/erase cycles

High performance

100 ns maximum access time

· Sector erase architecture

One 8 Kword, two 4 Kwords, one 16 Kword, and fifteen 32 Kwords sectors in word mode One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and fifteen 64 Kbytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase

• Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase<sup>™</sup> Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program<sup>™</sup> Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

• Automatic sleep mode

When addresses remain stable, automatically switch themselves to low power mode

Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

Sector protection


Hardware method disables any combination of sectors from program or erase operations

- Sector Protection set function by Extended sector Protect command
- Fast programming Function by Extended Command
- Temporary sector unprotection

Temporary sector unprotection via the RESET pin

Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.


### **■ PIN ASSIGNMENTS**



(Continued)


(Continued)

### FBGA (TOP VIEW) Marking side



(BGA-48P-M12)

## SCSP (TOP VIEW) Marking side




(WLP-48P-M03)


## **■ PIN DESCRIPTION**

Pin name	Function
A <sub>18</sub> to A <sub>0</sub> , A- <sub>1</sub>	Address Inputs
DQ <sub>15</sub> to DQ <sub>0</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Hardware Reset Pin/Temporary Sector Unprotection
RY/ <del>BY</del>	Ready/Busy Output
BYTE	Selects 8-bit or 16-bit mode
Vss	Device Ground
Vcc	Device Power Supply
N.C.	No Internal Connection

## **■ BLOCK DIAGRAM**



## **■ LOGIC SYMBOL**



### **■ DEVICE BUS OPERATION**

### MBM29SL800TD/800BD User Bus Operations Table (BYTE = VIH)

Operation	CE	ŌĒ	WE	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DQ <sub>0</sub> to DQ <sub>15</sub>	RESET
Auto-Select Manufacturer Code *1	L	L	Н	L	L	L	VID	Code	Н
Auto-Select Device Code *1	L	L	Н	Н	L	L	VID	Code	Н
Read *3	L	L	Н	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>D</b> оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	Din	Н
Enable Sector Protection *2, *4	L	VID	T	L	Н	L	VID	Х	Н
Verify Sector Protection *2,*4	L	L	Н	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Χ	Х	Х	Х	Х	VID
Reset (Hardware) /Standby	Х	Х	Х	Х	Х	Х	Х	High-Z	L

## MBM29SL800TD/800BD User Bus Operations Table (BYTE = VIL)

Operation	CE	ΘE	WE	DQ <sub>15</sub> / A- <sub>1</sub>	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DQ₀ to DQ <sub>7</sub>	RESET
Auto-Select Manufacturer Code *1	L	L	Н	L	L	L	L	VID	Code	Н
Auto-Select Device Code *1	L	L	Н	L	Н	L	L	VID	Code	Н
Read *3	L	L	Н	A-1	Ao	A <sub>1</sub>	A <sub>6</sub>	<b>A</b> 9	<b>D</b> ouт	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	A-1	Ao	A <sub>1</sub>	A <sub>6</sub>	<b>A</b> 9	Din	Н
Enable Sector Protection *2, *4	L	VID	T	L	L	Н	L	VID	Х	Н
Verify Sector Protection *2, *4	L	L	Н	L	L	Н	L	VID	Code	Н
Temporary Sector Unprotection *5	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware) /Standby	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	L

Legend: L = V<sub>IL</sub>, H = V<sub>I</sub>, X = V<sub>I</sub> or V<sub>I</sub>, ¬¬¬ = Pulse input. See "■DC CHARACTERISTICS" for voltage levels.

<sup>\*1:</sup> Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29SL800TD/800BD Standard Command Definitions Table".

<sup>\*2:</sup> Refer to the section on Sector Protection.

<sup>\*3:</sup>  $\overline{\text{WE}}$  can be  $V_{\text{IL}}$  if  $\overline{\text{OE}}$  is  $V_{\text{IL}}$ ,  $\overline{\text{OE}}$  at  $V_{\text{IH}}$  initiates the write operations.

<sup>\*4:</sup>  $Vcc = 2.0 V \pm 10\%$ 

<sup>\*5:</sup> It is also used for the extended sector protection.

#### MBM29SL800TD/800BD Standard Command Definitions Table

Command Sequence		Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
		Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/	Word	1	XXXh	F0h										
Reset	Byte	ı	ΛΛΛΙΙ	FUII		_		_	_	_			_	_
Read/	Word	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD				
Reset	Byte	3	AAAh	AAII	555h	ออก	AAAh	FUII	KA	KD				_
Autoselect	Word	3	555h	AAh	2AAh	55h	555h	90h						
Autoselect	Byte	3	AAAh	AAII	555h	ออก	AAAh	9011		_				_
Drogram	Word	4	555h	AAh	2AAh	55h	555h	۸nh	PA	DD				
Program	Byte	4	AAAh	AAn	555h	วอก	AAAh	A0h	I PA	PD	_			_
Chip	Word	6	555h	AAh	2AAh	EEh	555h	80h	555h	AAh	2AAh	55h	555h	10h
Erase	Byte	О	AAAh	AAn	555h	55h	AAAh	OUN	AAAh	AAn	555h	5511	AAAh	10h
Sector	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Erase Byte 6			AAAh	AAII	555h	ออก	AAAh	OUII	AAAh	AAII	555h	5511	SA	3011
Sector Eras	e Sus	pend	Erase o	an be	suspend	ded du	ring sec	tor era	se with	Addr. (	"H" or "L	") . Da	ta (B0h)	)
Sector Eras	e Res	ume	Erase can be resumed after suspend with Addr. ("H" or "L") . Data (30h)											

- Notes: Address bits A<sub>11</sub> to A<sub>18</sub> = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA)
  - Bus operations are defined in "MBM29SL800TD/800BD User Bus Operations Tables ( $\overline{BYTE} = V_{IH}$  and  $\overline{BYTE} = V_{IL}$ )".
  - RA = Address of the memory location to be read
    - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the  $\overline{\text{WE}}$  pulse.
    - SA = Address of the sector to be erased. The combination of A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
  - RD = Data read from location RA during read operation.
    - PD = Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{WE}$ .
  - The system should generate the following address patterns :
    - Word Mode: 555h or 2AAh to addresses Ao to A10
    - Byte Mode: AAAh or 555h to addresses A-1 and A<sub>0</sub> to A<sub>10</sub>
  - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
  - The command combinations not described in "MBM29SL800TD/800BD Standard Command Definitions Table" and "MBM29SL800TD/BD Extended Command Definitions Table" are illegal.

#### MBM29SL800TD/BD Extended Command Definitions Table

	Command		First Bus Write Cycle		Second Bus Write Cycle			l Bus Cycle	Fourth Bus Read Cycle		
Sequence		Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Set to	Word	3	555h	AAh	2AAh	55h	555h	20h			
Fast Mode	Byte	3	AAAh	AAII	555h	5511	AAAh	2011		_	
Fast Program*1	Word	2	XXXh	A0h	PA	PD					
l ast Flogram	Byte		XXXh	Aun		FD	_	_		_	
Reset from Fast	Word	2	XXXh	90h	XXXh	F0h*3					
Mode*1	Byte		XXXh	9011	XXXh	FOII 3		_		_	
Extended Sector	Word	4	XXXh	60h	SPA	60h	SPA	40h	SPA	SD	
Protect*2	Byte	4	^^^1	6011	SPA	0011	SPA	4011	SPA	อบ	

SPA: Sector address to be protected. Set sector address (SA) and  $(A_6, A_1, A_0) = (0, 1, 0)$ .

SD: Sector protection verify data. Output 01h at protected sector address and output 00h at unprotected sector address.

\*1 : This command is valid during Fast Mode.

\*2 : This command is valid while  $\overline{RESET} = V_{ID}$ .

\*3: The data "00h" is also acceptable.

### MBM29SL800TD/800BD Sector Protection Verify Autoselect Codes Table

	Туре		A <sub>12</sub> to A <sub>18</sub>	<b>A</b> 6	<b>A</b> 1	Ao	<b>A-</b> 1*1	Code (HEX)
Manufacture's	Code		Х	VIL	VIL	VIL	VIL	04h
MBM29SL800TD			Х	VIL	VıL	ViH	VIL	EAh
Device Code	WIDIVIZ93E0001D	Word	^	VIL	V IL	VIH	Х	22EAh
Device Code	MBM29SL800BD	Byte	Х	VIL	VIL	ViH	VIL	6Bh
	WIDIWIZ93E000BD	Word	^	VIL	V IL	VIH	Х	226Bh
Sector Protecti	on		Sector Address	VıL	VIH	VıL	VIL	01h*²

<sup>\*1 :</sup> A-1 is for Byte mode. At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

### **Extended Autoselect Code Table**

Туре			Code	<b>DQ</b> <sub>15</sub>	DQ <sub>14</sub>	<b>DQ</b> <sub>13</sub>	<b>DQ</b> <sub>12</sub>	DQ <sub>11</sub>	<b>DQ</b> <sub>10</sub>	DQ <sub>9</sub>	DQ <sub>8</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ₀
Manufacturer's Code		de	04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29SL	(B) *	EAh	A- <sub>1</sub>	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	1	0	1	0	1	0
Device	800TD	(W)	22EAh	0	0	1	0	0	0	1	0	1	1	1	0	1	0	1	0
Code MBM29SL (B) *		6Bh	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	1	0	1	0	1	1	
800BD (W)		226Bh	0	0	1	0	0	0	1	0	0	1	1	0	1	0	1	1	
Sector Protection		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	

<sup>\*:</sup> At Byte mode, DQ8 to DQ14 are High-Z and DQ15 is A-1, the lowest address.

(B) : Byte mode (W) : Word mode HI-Z : High-Z

<sup>\*2 :</sup> Outputs 01h at protected sector address and outputs 00h at unprotected sector address.

64 Kbyte

### **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE**

- One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and fifteen 64 Kbytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	(×8)	(×16)
4010	] FFFFFh	7FFFFh
16 Kbyte	FBFFFh	7DFFFh
8 Kbyte	F9FFFh	7CFFFh
8 Kbyte	F7FFFh	7BFFFh
32 Kbyte		
64 Kbyte	EFFFFh	77FFFh
64 Kbyte	DFFFFh	6FFFFh
	CFFFFh	67FFFh
64 Kbyte	BFFFFh	5FFFFh
64 Kbyte	AFFFFh	57FFFh
64 Kbyte	9FFFFh	4FFFFh
64 Kbyte		
64 Kbyte	8FFFFh	47FFFh
64 Kbyte	7FFFFh	3FFFFh
	6FFFFh	37FFFh
64 Kbyte	5FFFFh	2FFFFh
64 Kbyte	4FFFFh	27FFFh
64 Kbyte	3FFFFh	1FFFFh
64 Kbyte		
64 Kbyte	2FFFFh	17FFFh
64 Kbyte	1FFFFh	0FFFFh
64 Kbyte	0FFFFh	07FFFh
04 NDyte	00000h	00000h

	ELLLLII	// [ [ [ ] ]
64 Kbyte	DFFFFh	6FFFFh
64 Kbyte	CFFFFh	67FFFh
64 Kbyte		•
64 Kbyte	BFFFFh	5FFFFh
64 Kbyte	AFFFFh	57FFFh
64 Kbyte	9FFFFh	4FFFFh
•	8FFFFh	47FFFh
64 Kbyte	7FFFFh	3FFFFh
64 Kbyte	6FFFFh	37FFFh
64 Kbyte	5FFFFh	2FFFFh
64 Kbyte	4FFFFh	27FFFh
64 Kbyte		
64 Kbyte	3FFFFh	1FFFFh
64 Kbyte	2FFFFh	17FFFh
64 Kbyte	1FFFFh	0FFFFh
	0FFFFh	07FFFh
32 Kbyte	07FFFh	03FFFh
8 Kbyte	05FFFh	02FFFh
8 Kbyte	03FFFh	01FFFh
16 Kbyte	00000h	00000h
	- 0000011	UUUUUII

(×8)

FFFFFh

EFFFFh

(×16)

7FFFFh

77FFFh

MBM29SL800TD Sector Architecture

MBM29SL800BD Sector Architecture

## Sector Address Table (MBM29SL800TD)

Sector Address	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	Х	Х	Х	00000h to 0FFFFh	00000h to 07FFFh
SA1	0	0	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA2	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA3	0	0	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh
SA4	0	1	0	0	Х	Х	Х	40000h to 4FFFFh	20000h to 27FFFh
SA5	0	1	0	1	Х	Х	Х	50000h to 5FFFFh	28000h to 2FFFFh
SA6	0	1	1	0	Х	Х	Х	60000h to 6FFFFh	30000h to 37FFFh
SA7	0	1	1	1	Х	Х	Х	70000h to 7FFFFh	38000h to 3FFFFh
SA8	1	0	0	0	Х	Х	Х	80000h to 8FFFFh	40000h to 47FFFh
SA9	1	0	0	1	Х	Х	Х	90000h to 9FFFFh	48000h to 4FFFFh
SA10	1	0	1	0	Х	Х	Х	A0000h to AFFFFh	50000h to 57FFFh
SA11	1	0	1	1	Х	Х	Х	B0000h to BFFFFh	58000h to 5FFFFh
SA12	1	1	0	0	Х	Х	Х	C0000h to CFFFFh	60000h to 67FFFh
SA13	1	1	0	1	Х	Х	Х	D0000h to DFFFFh	68000h to 6FFFFh
SA14	1	1	1	0	Х	Х	Х	E0000h to EFFFFh	70000h to 77FFFh
SA15	1	1	1	1	0	Х	Х	F0000h to F7FFFh	78000h to 7BFFFh
SA16	1	1	1	1	1	0	0	F8000h to F9FFFh	7C000h to 7CFFFh
SA17	1	1	1	1	1	0	1	FA000h to FBFFFh	7D000h to 7DFFFh
SA18	1	1	1	1	1	1	Х	FC000h to FFFFFh	7E000h to 7FFFFh

## Sector Address Table (MBM29SL800BD)

Sector Address	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	0	0	Х	00000h to 03FFFh	00000h to 01FFFh
SA1	0	0	0	0	0	1	0	04000h to 05FFFh	02000h to 02FFFh
SA2	0	0	0	0	0	1	1	06000h to 07FFFh	03000h to 03FFFh
SA3	0	0	0	0	1	Х	Х	08000h to 0FFFFh	04000h to 07FFFh
SA4	0	0	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA5	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA6	0	0	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh
SA7	0	1	0	0	Х	Х	Х	40000h to 4FFFFh	20000h to 27FFFh
SA8	0	1	0	1	Х	Х	Х	50000h to 5FFFFh	28000h to 2FFFFh
SA9	0	1	1	0	Х	Х	Х	60000h to 6FFFFh	30000h to 37FFFh
SA10	0	1	1	1	Х	Х	Х	70000h to 7FFFFh	38000h to 3FFFFh
SA11	1	0	0	0	Х	Х	Х	80000h to 8FFFFh	40000h to 47FFFh
SA12	1	0	0	1	Х	Х	Х	90000h to 9FFFFh	48000h to 4FFFFh
SA13	1	0	1	0	Х	Х	Х	A0000h to AFFFFh	50000h to 57FFFh
SA14	1	0	1	1	Х	Х	Х	B0000h to BFFFFh	58000h to 5FFFFh
SA15	1	1	0	0	Х	Х	Х	C0000h to CFFFFh	60000h to 67FFFh
SA16	1	1	0	1	Х	Х	Х	D0000h to DFFFFh	68000h to 6FFFFh
SA17	1	1	1	0	Х	Х	Х	E0000h to EFFFFh	70000h to 77FFFh
SA18	1	1	1	1	Х	Х	Х	F0000h to FFFFFh	78000h to 7FFFFh

### **■ FUNCTIONAL DESCRIPTION**

#### **Read Mode**

The MBM29SL800TD/BD have two control functions which must be <u>satisfied</u> in order to obtain data at the outputs.  $\overline{\text{CE}}$  is the power control and should be used for a device selection.  $\overline{\text{OE}}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least tacc-toe time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or change  $\overline{CE}$  pin from "H" to "L"

### **Standby Mode**

There are two ways to implement the standby mode on the MBM29SL800TD/BD devices, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins; the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  inputs both held at  $Vcc\pm0.3~\text{V}$ . Under this condition the current consumed is less than 5  $\mu$ A. The device can be read with standard access time (tce) from either of these standby modes. During Embedded Algorithm operation, Vcc active current (lcc2) is required even  $\overline{\text{CE}}$  = "H".

When using the  $\overline{\text{RESET}}$  pin only, a CMOS standby mode is achieved with  $\overline{\text{RESET}}$  input held at  $V_{SS} \pm 0.3 \text{ V}$  ( $\overline{\text{CE}} = \text{"H" or "L"}$ ). Under this condition the current is consumed is less than 5  $\mu$ A. Once the  $\overline{\text{RESET}}$  pin is taken high, the device requires  $I_{RH}$  of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the  $\overline{OE}$  input.

### **Automatic Sleep Mode**

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29SL800TD/800BD data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29SL800TD/800BD automatically switch themselves to low power mode when  $\underline{\text{MBM29SL800TD}/800BD}$  addresses remain stably during access fine of 150 ns. It is not necessary to control  $\overline{\text{CE}}, \overline{\text{WE}},$  and  $\overline{\text{OE}}$  on the mode. Under the mode, the current consumed is typically 1  $\mu\text{A}$  (CMOS Level) .

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29SL800TD/800BD read-out the data for changed addresses.

### **Output Disable**

With the  $\overline{\text{OE}}$  input at a logic high level (V<sub>IH</sub>), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

#### **Autoselect**

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V<sub>ID</sub> (10 V to 11 V) on address pin A<sub>9</sub>. Two identifier bytes may then be sequenced from the devices outputs by toggling address A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All addresses are DON'T CARES except A<sub>0</sub>, A<sub>1</sub>, A<sub>6</sub>, and A<sub>-1</sub>. (See "MBM29SL800TD/800BD Sector Protection Verify Autoselect Codes Table" in ■DEVICE BUS OPERATION.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29SL800TD/BD are erased or programmed in a system without access to high voltage on the A₃ pin. The command sequence is illustrated in "MBM29SL800TD/800BD Standard Command Definitions Table" (in ■DE-VICE BUS OPERATION). (Refer to Autoselect Command section.)

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer's code (Fujitsu = 04h) and ( $A_0 = V_{IH}$ ) represents the device identifier code (MBM29SL800TD = EAh and MBM29SL800BD = 6Bh for ×8 mode; MBM29SL800TD = 22EAh and MBM29SL800BD = 226Bh for ×16 mode) . These two bytes/words are given in "MBM29SL800TD/800BD Sector Protection Verify Autoselect Codes Table and Extended Autoselect Code Table (in  $\blacksquare$ DEVICE BUS OPERATION").

All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be V<sub>IL</sub>. (See "MBM29SL800TD/800BD Sector Protection Verify Autoselect Codes Table and Extended Autoselect Code Table in ■DEVICE BUS OP-ERATION".)

### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Protection**

The MBM29SL800TD/BD feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18) . The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ , and  $A_6 = V_{IL}$ . The sector addresses ( $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) should be set to the sector to be protected. "Sector Address Tables (MBM29SL800TD/BD)" in ■FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector address for each of the nineteen (19) individual sectors.

Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the WE pulse. See "(13) Sector Protection Timing Diagram" in ■TIMING DIAGRAM and "(5) Sector Protection Algorithm" in ■FLOW CHART for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector addresses ( $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) while ( $A_6$ ,  $A_1$ ,  $A_0$ ) = (0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$ , and  $A_6$  are DON'T CARES. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.  $A_{-1}$  requires to apply to  $V_{IL}$  on byte mode.

### **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the MBM29SL800TD/BD devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (V<sub>ID</sub>). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the V<sub>ID</sub> is taken away from the RESET pin, all the previously protected sectors will be protected again. See "(14) Temporary Sector Unprotection Timing Diagram" in ■TIMING DIAGRAM and "(6) Temporary Sector Unprotection Algorithm" in ■FLOW CHART.

### **RESET**

### Hardware Reset

The MBM29SL800TD/BD devices may be reset by driving the RESET pin to V<sub>IL</sub>. The RESET pin has a pulse requirement and has to be kept low (V<sub>IL</sub>) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 µs after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices require an additional trial before it will allow read access. When the RESET pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. See "(9) RESET, RY/BY Timing Diagram" in ■TIMING DIAGRAM for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

### **■ COMMAND DEFINITIONS**

Device operations are selected by writing specific address and data sequences into the command register. "MBM29SL800TD/800BD Standard Command Definitions Table" in ■DEVICE BUS OPERATION defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ₀ to DQ₁ and DQ₀ to DQ₁ so bits are ignored.

#### Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising  $A_{\theta}$  to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for ×16 (XX02h for ×8) returns the device code (MBM29SL800TD = EAh and MBM29SL800BD = 6Bh for ×8 mode; MBM29SL800TD = 22EAh and MBM29SL800BD = 226Bh for ×16 mode) . (See "MBM29SL800TD/800BD Sector Protection Verify Autoselect Codes Table and Extended Autoselect Code Table in ■DEVICE BUS OPERATION".) All manufacturer and device codes will exhibit odd parity with DQ7 defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02h for ×16 (XX04h for ×8) .

Scanning the sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) will produce a logical "1" at device output DQ<sub>0</sub> for a protected sector. The programming verification should be perform margin mode on the protected sector. (See "MBM29SL800TD/800BD User Bus Operations Table ( $\overline{BYTE} = V_{IH}$  and  $\overline{BYTE} = V_{IL}$ )" in  $\blacksquare DEVICE$  BUS OPERATION.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

### **Byte/Word Programming**

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See "Hardware Sequence Flags Table".) Therefore, the devices require that a valid address to the devices be supplied by the

system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"(1) Embedded Program™ Algorithm" in **■**FLOW CHART illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

### **Chip Erase**

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function) . The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  pulse in the command sequence and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

"(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### **Sector Erase**

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{WE}$ , while the command (Data = 30h) is latched on the rising edge of  $\overline{WE}$ . After time-out of 50  $\mu$ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "MBM29SL800TD/800BD Standard Command Definitions Table" in  $\blacksquare$ DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50  $\mu$ s from the rising edge of the last  $\overline{\text{WE}}$  will initiate the execution of the Sector Erase command (s) . If another falling edge of the  $\overline{\text{WE}}$  occurs within the 50  $\mu$ s time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase timer window is still open, see section DQ3, Sector Erase Timer.) Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18) .

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector (s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the  $\overline{\text{WE}}$  pulse for the last sector erase command pulse and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling must be performed at an address within any of

the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

"(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

### **Erase Suspend/Resume**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of  $20~\mu s$  to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ $\overline{BY}$  output pin and the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ<sub>2</sub> to toggle. (See the section on DQ<sub>2</sub>.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended Program operation is detected by the  $RY/\overline{BY}$  output pin,  $\overline{Data}$  polling of  $DQ_7$ , or by the Toggle Bit I ( $DQ_6$ ) which is the same as the regular Program operation. Note that  $DQ_7$  must be read from the Program address while  $DQ_6$  can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

### **Extended Command**

#### (1) Fast Mode

MBM29SL800TD/BD has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to "(8) Embedded Programming Algorithm for Fast Mode" in ■FLOW CHART Extended algorithm.) The Vcc active current is required even  $\overline{CE} = V_{\mathbb{H}}$  during Fast Mode.

### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD) . (Refer to the "(8) Embedded Programming Algorithm for Fast Mode" in ■FLOW CHART Extended algorithm.)

### (3) Extended Sector Protection

In addition to normal sector protection, the MBM29SL800TD/BD has Extended Sector Protection as extended function. This function enable to protect sector by forcing  $V_{ID}$  on  $\overline{RESET}$  pin and write a commnad sequence.

Unlike conventional procedure, it is not necessary to force  $V_{ID}$  and control timing for control pins. The only  $\overline{RESET}$  pin requires  $V_{ID}$  for sector protection in this mode. The extended sector protect requires  $V_{ID}$  on  $\overline{RESET}$  pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector addresses pins ( $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$  and  $A_{12}$ ) and ( $A_{6}$ ,  $A_{1}$ ,  $A_{0}$ ) = (0, 1, 0) should be set to the sector to be protected (recommend to set  $V_{IL}$  for the other addresses pins) , and write extended sector protect command (60h) . A sector is typically protected in 250  $\mu$ s. To verify programming of the protection circuitry, the sector addresses pins ( $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$  and  $A_{12}$ ) and ( $A_{6}$ ,  $A_{1}$ ,  $A_{0}$ ) = (0, 1, 0) should be set and write a command (40h) . Following the command write, a logical "1" at device output DQ<sub>0</sub> will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60h) again. To terminate the operation, it is necessary to set  $\overline{RESET}$  pin to  $V_{IH}$ .

### **Write Operation Status**

#### **Hardware Sequence Flags Table**

	Status		DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ₃	DQ <sub>2</sub>
	Embedded F	Program Algorithm	DQ <sub>7</sub>	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle*1
In Progress	_	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
Suspended	Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ <sub>7</sub>	Toggle	0	0	1*2
	Embedded F	Program Algorithm	DQ <sub>7</sub>	Toggle	1	0	1
Exceeded	Embedded Erase Algorithm		0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ <sub>7</sub>	Toggle	1	0	N/A

<sup>\*1:</sup> Successive reads from the erasing or erase-suspend sector causes DQ2 to toggle.

### $DQ_7$

### Data Polling

The MBM29SL800TD/BD devices feature  $\overline{Data}$  Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to  $DQ_7$ . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to  $DQ_7$ . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the  $DQ_7$  output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the  $DQ_7$  output. The flowchart for  $\overline{Data}$  Polling ( $DQ_7$ ) is shown in "(3)  $\overline{Data}$  Polling Algorithm" in  $\blacksquare$ FLOW CHART.

For chip erase and sector erase, the  $\overline{\text{Data}}$  Polling is valid after the rising edge of the sixth  $\overline{\text{WE}}$  pulse in the six write pulse sequence.  $\overline{\text{Data}}$  Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29SL800TD/BD data pins (DQ<sub>7</sub>) may change asynchronously while the output enable ( $\overline{\text{OE}}$ ) is asserted low. This means that the devices are driving status information on DQ<sub>7</sub> at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ<sub>7</sub> output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm

<sup>\*2:</sup> Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

operation and  $DQ_7$  has a valid data, the data outputs on  $DQ_0$  to  $DQ_6$  may be still invalid. The valid data on  $DQ_0$  to  $DQ_7$  will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See "Hardware Sequence Flags Table".)

See "(6) Data Polling during Embedded Algorithm Operation Timing Diagram" in ■TIMING DIAGRAM for the Data Polling timing specifications and diagrams.

### $DQ_6$

## Toggle Bit I

The MBM29SL800TD/BD also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the devices will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about  $2\,\mu s$  and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100  $\mu s$  and then drop back into read mode, having changed none of the data.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

See "(7) AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■TIMING DIAGRAM for the Toggle Bit I timing specifications and diagrams.

#### $DQ_5$

#### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in "MBM29SL800TD/800BD User Bus Operations Table ( $\overline{BYTE} = V_{IH}$  and  $\overline{BYTE} = V_{IL}$ )" (in  $\blacksquare DEVICE$  BUS OPERATION).

The  $DQ_5$  failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  bit and  $DQ_6$  never stops toggling. Once the devices have exceeded timing limits, the  $DQ_5$  bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

#### DQ<sub>3</sub>

#### Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If  $\overline{\text{Data}}$  Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun. If DQ<sub>3</sub> is low ("0") the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent Sector Erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags Table".

#### $DQ_2$

### Toggle Bit II

This toggle bit II, along with DQ<sub>6</sub>, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of  $DQ_7$ , is summarized as follows:

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also "Hardware Sequence Flags Table" and "(15) DQ₂ vs. DQ₆" in ■TIMING DIAGRAM.

Furthermore, DQ<sub>2</sub> can also be used to determine which sector is being erased. When the device is in the erase mode, DQ<sub>2</sub> toggles if this bit is read from an erasing sector.

### Reading Toggle Bits DQ6/DQ2

Whenever the system initially begins reading toggle bit status, it must read  $DQ_7$  to  $DQ_0$  at least twice in a row to determine whether a toggle bit is toggling. Typically a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on  $DQ_7$  to  $DQ_0$  on the following read cycle.

However, if, after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of  $DQ_5$  is high (see the section on  $DQ_5$ ). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as  $DQ_5$  went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ₅ has not gone high. The system may continue to monitor the toggle bit and DQ₅ through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the begining of the algorithm when it returns to determine the status of the operation. (Refer to "Toggle Bit Algorithm" in "■FLOW CHART".)

# Toggle Bit Status

Mode	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	DQ <sub>7</sub>	Toggle	1
Erase	0	Toggle	Toggle*1
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	DQ <sub>7</sub>	Toggle	1*2

<sup>\*1 :</sup> Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle.

<sup>\*2 :</sup> Reading from the non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

### RY/BY

### Ready/Busy

The MBM29SL800TD/BD provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. If the MBM29SL800TD/BD are placed in an Erase Suspend mode, the RY/BY output will be high.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to "(8) RY/BY Timing Diagram during Program/Erase Operation Timing Diagram" and "(9) RESET, RY/BY Timing Diagram" in ■TIMING DIAGRAM for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, the pull-up resistor needs to be connected to  $V_{CC}$ ; multiples of devices may be connected to the host system via more than one RY/ $\overline{BY}$  pin in parallel.

### **Byte/Word Configuration**

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29SL800TD/BD devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ₀ to DQ₁₅. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ₁₅/A-₁ pin becomes the lowest address bit and DQ₃ to DQ₁₄ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₀ to DQ₁ and the DQ₃ to DQ₁₅ bits are ignored. Refer to "(10) Timing Diagram for Word Mode Configuration" and "(11) Timing Diagram for Byte Mode Configuration" and "(12) BYTE Timing Diagram for Write Operations" in ■TIMING DIAGRAM for the timing diagram.

#### **Data Protection**

The MBM29SL800TD/BD are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector (s) cannot be used.

### Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

### **Logical Inhibit**

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

## **Power-Up Write Inhibit**

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

#### **Sector Protection**

Device user is able to protect each sector individually to store and protect data. Protection circuit voids both program and erase commands that are addressd to protected sectors.

Any commands to program or erase addressed to protected sector are ignored (see "Sector Protection" in ■ FUNCTIONAL DESCRIPTION) .

### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ting	Unit
Faranietei	Symbol	Min	Max	Unit
Storage Temperature	Tstg	<b>-</b> 55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with Respect to Ground All pins except A <sub>9</sub> , $\overline{OE}$ , and $\overline{RESET}$ *1,*2	VIN, VOUT	-0.5	Vcc + 0.5	V
A <sub>9</sub> , $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ *1,*3	Vin	-0.5	+11.5	V
Power Supply Voltage *1	Vcc	-0.5	+3.0	V

<sup>\*1:</sup> Voltage is defined on the basis of Vss = GND = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	lue	Unit
Parameter	Syllibol	Min	Max	Offic
Ambient Temperature	TA	-40	+85	°C
Power Supply Voltage*	Vcc	+1.8	+2.2	V

<sup>\*:</sup> Voltage is defined on the basis of Vss = GND = 0 V.

Note: Operating ranges define those limits between which the proper device function is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.


<sup>\*2:</sup> Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc + 0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

<sup>\*3:</sup> Minimum DC input voltage on A<sub>9</sub>,  $\overline{\text{OE}}$  and  $\overline{\text{RESET}}$  pins is -0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{\text{OE}}$  and  $\overline{\text{RESET}}$  pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V<sub>IN</sub> - Vcc) does not exceed +9.0 V. Maximum DC input voltage on A<sub>9</sub>,  $\overline{\text{OE}}$  and  $\overline{\text{RESET}}$  pins is +11.5 V which may overshoot to +12.5 V for periods of up to 20 ns.

## ■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT







## **■ DC CHARACTERISTICS**

Davamatar	Symbol Conditions				Value			
Parameter	Symbol	Conditions		Min	Тур	Max	Unit	
Input Leakage Current	lu	Vin = Vss to Vcc, Vcc = Vcc	Max	-1.0	_	+1.0	μΑ	
Output Leakage Current	ILO	Vout = Vss to Vcc, Vcc = Vc	cc Max	-1.0	_	+1.0	μΑ	
A <sub>9</sub> , OE, RESET Inputs Leakage Current	Ішт	Vcc = Vcc Max, A <sub>9</sub> , OE, RESET = 11 V		_		35	μΑ	
		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ Byte				20	mA	
Vcc Active Current *1	Icc <sub>1</sub>	f = 10 MHz	Word	_	_	20	mA	
Vec Active Current	ICC1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte			10	mA	
		f = 5 MHz			_	10	IIIA	
Vcc Active Current *2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		_		25	mA	
Vcc Current (Standby)	Іссз	$V_{CC} = V_{CC} Max, \overline{CE} = V_{CC} \pm \overline{RESET} = V_{CC} \pm 0.3 V$	0.3 V,	_	1	5	μА	
Vcc Current (Standby, Reset)	Icc4	$\frac{\text{Vcc} = \text{Vcc Max},}{\text{RESET}} = \text{Vss} \pm 0.3 \text{ V}$		_	1	5	μА	
Vcc Current (Automatic Sleep Mode) *3	Icc5	$\frac{\text{Vcc} = \text{Vcc Max}, \overline{\text{CE}} = \text{Vss} \pm}{\text{RESET}} = \text{Vcc} \pm 0.3 \text{ V},$ $\text{Vin} = \text{Vcc} \pm 0.3 \text{ V or Vss} \pm}$		_	1	5	μΑ	
Input Low Voltage	Vıl	_		-0.5	_	0.2 × Vcc	V	
Input High Voltage	ViH	_		$0.8 \times V$ cc	_	Vcc + 0.3	V	
Voltage for Autoselect and Sector Protection (A <sub>9</sub> , OE, RESET) *4, *5	VID	_		10	10.5	11	V	
Output Low Voltage	Vol	IoL = 0.1 mA, Vcc = Vcc Mi		_	0.1	V		
Output High Voltage	Vон	Іон = -100 μА		Vcc - 0.1	_	_	V	

<sup>\*1:</sup> The loc current listed includes both the DC operating current and the frequency dependent component.

<sup>\*2:</sup> Icc active while Embedded Algorithm (program or erase) is in progress.

<sup>\*3:</sup> Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

<sup>\*4:</sup> This timing is only for Sector Protection operation and Autoselect mode.

<sup>\*5:</sup> Applicable for only Vcc applying.

### **■** AC CHARACTERISTICS

• Read Only Operations Characteristics

	Sv	mbol		Value (Note)				Unit
Parameter	Symbol		Test Setup	-10		-12		
	JEDEC	Standard		Min	Max	Min	Max	
Read Cycle Time	tavav	<b>t</b> RC	_	100		120		ns
Address to Output Delay	<b>t</b> avqv	tacc	<u>CE</u> = Vı∟ <u>OE</u> = Vı∟		100		120	ns
Chip Enable to Output Delay	<b>t</b> ELQV	<b>t</b> ce	OE = VIL	_	100	_	120	ns
Output Enable to Output Delay	<b>t</b> GLQV	<b>t</b> oe	_	_	35	_	50	ns
Chip Enable to Output High-Z	<b>t</b> ehqz	<b>t</b> DF	_	_	30	_	40	ns
Output Enable to Output High-Z	<b>t</b> GHQZ	<b>t</b> DF	_	_	30	_	40	ns
Output Hold Time From Addresses, CE or OE, Whichever Occurs First	taxqx	tон	_	0		0		ns
RESET Pin Low to Read Mode		<b>t</b> READY	_		20	_	20	μs
CE to BYTE Switching Low or High	_	telfl telfh	_		5	_	5	ns


Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29SL800TD/BD-10)

1 TTL gate and 100 pF (MBM29SL800TD/BD-12)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V or Vcc Timing measurement reference level

> Input:  $0.5 \times Vcc$ Output:  $0.5 \times Vcc$



• Write/Erase/Program Operations

		e.	mhol			Va	lue			
Par	ameter	Sy	mbol		-10			-12		Unit
			Standard	Min	Тур	Max	Min	Тур	Max	
Write Cycle Time		tavav	twc	100	_	_	120		_	ns
Address Setup Time		<b>t</b> avwl	<b>t</b> AS	0			0		_	ns
Address Hold Time		twlax	<b>t</b> ah	50	_	_	60	_	_	ns
Data Setup Time		<b>t</b> DVWH	<b>t</b> os	50	_	_	60	_	_	ns
Data Hold Time		twhox	<b>t</b> DH	0	_	_	0	_	_	ns
Output Enable Setup	Time		toes	0			0		—	ns
Output Enable Hold Time	Read	_	<b>t</b> oeh	0	_	_	0	_	_	ns
	Toggle and Data Polling			10			10			ns
Read Recover Time		t <sub>GHWL</sub>	<b>t</b> GHWL	0		_	0	_	_	ns
Read Recover Time	Retore Anute	t <sub>GHEL</sub>	t <sub>GHEL</sub>	0	_	_	0	_	_	ns
CE Setup Time		telwl	tcs	0			0	_	_	ns
WE Setup Time		twlel	tws	0			0			ns
CE Hold Time		twheh	<b>t</b> сн	0			0			ns
WE Hold Time		tehwh	twn	0			0			ns
Write Pulse Width		twlwh	<b>t</b> wp	50			60			ns
CE Pulse Width		teleh	t <sub>CP</sub>	50			60			ns
Write Pulse Width H		twhwL	<b>t</b> wph	30			30			ns
CE Pulse Width High	T	<b>t</b> ehel	<b>t</b> cph	30		_	30			ns
Programming Operation	Byte	<b>t</b> whwh1	<b>t</b> whwh1		10.6			10.6		μs
·	Word				14.6		_	14.6		μs
Sector Erase Operat	ion ^1	<b>t</b> whwh2	twhwh2		1.5			1.5	_	S
Vcc Setup Time			tvcs	50			50			μs
Rise Time to V <sub>ID</sub> *2	· +2		tvidr	500			500			ns
Voltage Transition Ti	ime ^²		t∨LHT	4			4			μs
Write Pulse Width *2	<del></del>		<b>t</b> wpp	100			100			μs
OE Setup Time to W			toesp	4			4			μs
CE Setup Time to W			tcsp	4			4			μs
Recover Time From RY/BY			t <sub>RB</sub>	0			0			ns
RESET Pulse Width			<b>t</b> RP	500			500	_	_	ns
RESET Hold Time Before Read			t <sub>RH</sub>	200			200			ns
BYTE Switching Low to Output High-Z			<b>t</b> FLQZ			30			40	ns
BYTE Switching High to Output Active			<b>t</b> FHQV	_	_	100	_	_	120	ns
Program/Erase Valid	· · · · · · · · · · · · · · · · · · ·		<b>t</b> BUSY	_		90	_	_	90	ns
•	bedded Output Enable		<b>t</b> EOE	_		100	_	_	120	ns
Power On/Off Timing			<b>t</b> PS	0		_	0		_	ns

<sup>\*1:</sup> This does not include the preprogramming time.

<sup>\*2:</sup> This timing is for Sector Protection operation.

### **■ ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Limits			Unit	Remarks
Farameter	Min	Тур	Max	Oille	Remarks
Sector Erase Time	_	1.5	15	S	Excludes programming time prior to erasure
Word Programming Time	_	14.6	360	μs	Excludes system-level overhead
Byte Programming Time	_	10.6	300	μs	Excludes system-level overnead
Chip Programming Time	_	7.7	200	S	Excludes system-level overhead
Program/Erase Cycle	100,000	_	_	cycle	_

## ■ TSOP (I) PIN CAPACITANCE

Parameter	Symbol	Symbol Test Setup		lue	Unit
raiailletei	Symbol Test Setup		Тур	Max	Offic
Input Capacitance	Cin	V <sub>IN</sub> = 0	7.5	9.5	pF
Output Capacitance	Соит	Vоит = 0	8	10	pF
Control Pin Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0	10	13	pF

Notes: • Test conditions T<sub>A</sub> = +25 °C, f = 1.0 MHz

• DQ<sub>15</sub>/A<sub>-1</sub> pin capacitance is stipulated by output capacitance.

### **■ FBGA PIN CAPACITANCE**

Parameter	Symbol	Test Setup	Val	Unit	
Farameter	Symbol Test Setup		Тур		
Input Capacitance	Cin	V <sub>IN</sub> = 0	7.5	9.5	pF
Output Capacitance	Соит	Vоит = 0	8	10	pF
Control Pin Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0	10	13	pF

Notes : • Test conditions T<sub>A</sub> = +25 °C, f = 1.0 MHz

• DQ<sub>15</sub>/A<sub>-1</sub> pin capacitance is stipulated by output capacitance.

### **■ SCSP PIN CAPACITANCE**


Parameter	Symbol	Test Setup	Val	Unit	
rarameter	Symbol	lest Setup	Тур	Max	Oilit
Input Capacitance	Cin	V <sub>IN</sub> = 0	7.5	9.5	pF
Output Capacitance	Соит	Vout = 0	8	10	pF
Control Pin Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0	10	13	pF

Notes: • Test conditions T<sub>A</sub> = +25 °C, f = 1.0 MHz


• DQ<sub>15</sub>/A<sub>-1</sub> pin capacitance is stipulated by output capacitance.


### **■ TIMING DIAGRAM**


### • Key to Switching Waveforms





## (1) Read Operation Timing Diagram















Notes: • PA is address of the memory location to be programmed.


- PD is data to be programmed at byte address.
- $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)








































#### **■ FLOW CHART**

(1) Embedded Program™ Algorithm


#### **EMBEDDED ALGORITHM**




Program Command Sequence (Address/Command):



Note : The sequence is applied for  $\times$  16 mode. The addresses differ from  $\times$  8 mode.



#### (3) Data Polling Algorithm




VA = Address for programming

- Any of the sector addresses within the sector being erased during sector erase or multiple erases operation.
- Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation.


\*: DQ<sub>7</sub> is rechecked even if DQ<sub>5</sub> = "1" because DQ<sub>7</sub> may change simultaneously with DQ<sub>5</sub>.








\*1 : Read toggle bit twice to determine whether it is toggling.

\*2 : Recheck toggle bit because it may stop toggling as DQ₅ changes to "1".











#### **■** ORDERING INFORMATION


Part No.	Package	Access Time (ns)	Sector Architecture
MBM29SL800TD-10PFTN MBM29SL800TD-12PFTN	48-pin plastic TSOP (I) (FPT-48P-M19) Normal Bend	100 120	
MBM29SL800TD-10PFTR MBM29SL800TD-12PFTR	48-pin plastic TSOP (I) (FPT-48P-M20) Reverse Bend	100 120	Top Sector
MBM29SL800TD-10PBT MBM29SL800TD-12PBT	48-pin plastic FBGA (BGA-48P-M12)	100 120	
MBM29SL800TD-10PW MBM29SL800TD-12PW	48-pin plastic SCSP (WLP-48P-M03)	100 120	
MBM29SL800BD-10PFTN MBM29SL800BD-12PFTN	48-pin plastic TSOP (I) (FPT-48P-M19) Normal Bend	100 120	
MBM29SL800BD-10PFTR MBM29SL800BD-12PFTR	48-pin plastic TSOP (I) (FPT-48P-M20) Reverse Bend	100 120	Bottom Sector
MBM29SL800BD-10PBT MBM29SL800BD-12PBT	48-pin plastic FBGA (BGA-48P-M12)	100 120	
MBM29SL800BD-10PW MBM29SL800BD-12PW	48-pin plastic SCSP (WLP-48P-M03)	100 120	




#### **■ PACKAGE DIMENSIONS**




(Continued)





(Continued)



#### **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0210 © FUJITSU LIMITED Printed in Japan