

August 1986 Revised March 2000

# DM7490A Decade and Binary Counters

### **General Description**

The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five.

The counter has a gated zero reset and also has gated setto-nine inputs for use in BCD nine's complement applications

To use the maximum count length (decade or four-bit binary), the B input is connected to the  $\mathbf{Q}_A$  output. The input count pulses are applied to input A and the outputs are as described in the appropriate Function Table. A symmetrical divide-by-ten count can be obtained from the counters by connecting the  $\mathbf{Q}_D$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output  $\mathbf{Q}_A$ .


#### **Features**

- Typical power dissipation 145 mW
- Count frequency 42 MHz

### **Ordering Code:**

Order Number	Package Number	Package Description
DM7490AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

#### **Connection Diagram**



## **Function Tables**

#### **BCD Count Sequence** (Note 1)

Count	Outputs					
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>		
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	L	Н	L	Н		
6	L	Н	Н	L		
7	L	Н	Н	Н		
8	Н	L	L	L		
9	Н	L	L	Н		

#### BCD Bi-Quinary (5-2) (Note 2)

Count	Outputs					
	$Q_A$	$Q_D$	Q <sub>C</sub>	Q <sub>B</sub>		
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	Н	L	L	L		
6	Н	L	L	Н		
7	Н	L	Н	L		
8	Н	L	Н	Н		
9	Н	Н	L	L		

#### **Reset/Count Function Table**


Reset Inputs					Out	outs	
R0(1)	R0(2)	R9(1)	R9(2)	$Q_D$	Q <sub>C</sub>	QB	$Q_A$
Н	Н	L	Х	L	L	L	L
Н	Н	Χ	L	L	L	L	L
Х	X	Н	Н	Н	L	L	Н
Х	L	Χ	L	COUNT			
L	X	L	Χ	COUNT			
L	X	X	L	COUNT			
Х	L	L	Χ	COUNT			

H = HIGH Level L = LOW Level X = Don't Care

Note 1: Output QA is connected to input B for BCD count.

Note 2: Output QD is connected to input A for bi-quinary count

## **Logic Diagram**



The J and K inputs shown without connection are for reference only and are functionally at a HIGH level.

## Absolute Maximum Ratings(Note 3)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parame	Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltag	е	2			V
V <sub>IL</sub>	LOW Level Input Voltage	е			0.8	V
I <sub>OH</sub>	HIGH Level Output Curr	ent			-0.8	mA
I <sub>OL</sub>	LOW Level Output Curre	ent			16	mA
f <sub>CLK</sub>	Clock Frequency	A	0		32	MHz
	(Note 4)	В	0		16	IVII IZ
t <sub>W</sub>	Pulse Width	A	15			
	(Note 4)	В	30			ns
		Reset	15			
t <sub>REL</sub>	Reset Release Time (Note 4)		25			ns
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C

Note 4:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

#### **DC Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max		2.4	3.4		V
	Output Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min		2.4	3.4		V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max			0.2	0.4	V
	Output Voltage	V <sub>IH</sub> = Min, V <sub>IL</sub> = Max (Note 6)			0.2	0.4	V
I <sub>I</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>IH</sub>	HIGH Level	V <sub>CC</sub> = Max	A			80	
	Input Current	$V_I = 2.7V$	Reset			40	μΑ
			В			120	
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max	A			-3.2	
	Input Current	$V_I = 0.4V$	Reset			-1.6	mA
			В			-4.8	
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 7)	•	-18		-57	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 8)			29	42	mA

Note 5: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 6: Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = Max plus the limit value of I<sub>IL</sub> for the B input. This permits driving the B input while maintaining full fan-out capability.

Note 7: Not more than one output should be shorted at a time.

Note 8: I<sub>CC</sub> is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

## **AC Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	$R_L = 400\Omega$ , $C_L = 15 pF$		
Symbol		To (Output)	Min	Max	Units	
f <sub>MAX</sub>	Maximum Clock	A to Q <sub>A</sub>	32		MHz	
	Frequency	B to Q <sub>B</sub>	16		IVITZ	
t <sub>PLH</sub>	Propagation Delay Time	A to Q <sub>A</sub>		16	no	
	LOW-to-HIGH Level Output	A to Q <sub>A</sub>		10	ns	
t <sub>PHL</sub>	Propagation Delay Time	A to 0		18		
	HIGH-to-LOW Level Output	A to Q <sub>A</sub>		16	ns	
t <sub>PLH</sub>	Propagation Delay Time	A to Q <sub>D</sub>		49	ns	
	LOW-to-HIGH Level Output	A to Q <sub>D</sub>		48		
t <sub>PHL</sub>	Propagation Delay Time	A to Q <sub>D</sub>		50	ns	
	HIGH-to-LOW Level Output	A to Q <sub>D</sub>		50		
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>B</sub>		16	ns	
	LOW-to-HIGH Level Output	B to QB	10	115		
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>B</sub>		21	ns	
	HIGH-to-LOW Level Output	B to QB	21	115		
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>C</sub>		32	ne	
	LOW-to-HIGH Level Output	B to Q <sub>C</sub>		32	ns	
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>C</sub>		35	ns	
	HIGH-to-LOW Level Output	B 10 QC		35	115	
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>D</sub>		32	no	
	LOW-to-HIGH Level Output	B to Q <sub>D</sub>		32	ns	
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>D</sub>		35	no	
	HIGH-to-LOW Level Output	B to Q <sub>D</sub>		35	ns	
t <sub>PLH</sub>	Propagation Delay Time	SET 0 to 0		30		
	LOW-to-HIGH Level Output	SET-9 to Q <sub>A</sub> , Q <sub>D</sub>		30	ns	
t <sub>PHL</sub>	Propagation Delay Time	SET-9 to Q <sub>B</sub> , Q <sub>C</sub>		40	ne	
	HIGH-to-LOW Level Output	2⊏1-3 10 QB, QC		40	ns	
t <sub>PHL</sub>	Propagation Delay Time	SET-0		40	no	
	HIGH-to-LOW Level Output	Any Q		40	ns	

#### Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.770 (18.80 - 19.56)(2.286) 14 13 12 11 10 9 8 14 13 12 $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 1 2 3 4 5 6 1 2 3 IDENT $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 02 OPTION 1 $0.135 \pm 0.005$ 0.300 - 0.320 $(3.429 \pm 0.127)$ (7.620 - 8.128)0.065 0.145 - 0.200 0.060 4° TYP Optional (1.651) (3.683 - 5.080)(1.524) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508) MIN 0.125 - 0.150 $0.075 \pm 0.015$ (3.175 - 3.810)0.280 $(1.905 \pm 0.381)$ (7.112)-MIN 0.014 -- 0.023 TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 0.325 <sup>+0.040</sup> -0.015 $8.255 + 1.016 \\ -0.381$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N14A (REV F)