

CD4049UBC • CD4050BC

Hex Inverting Buffer • Hex Non-Inverting Buffer

General Description

The CD4049UBC and CD4050BC hex buffers are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. These devices feature logic level conversion using only one supply voltage (V_{DD}). The input signal high level (V_{IH}) can exceed the V_{DD} supply voltage when these devices are used for logic level conversions. These devices are intended for use as hex buffers, CMOS to DTL/TTL converters, or as CMOS current drivers, and at $V_{DD} = 5.0V$, they can drive directly two DTL/TTL loads over the full operating temperature range.

Features

- Wide supply voltage range: 3.0V to 15V
- Direct drive to 2 TTL loads at 5.0V over full temperature range
- High source and sink current capability
- Special input protection permits input voltages greater than V_{DD}

Applications

- CMOS hex inverter/buffer
- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMOS HIGH-to-LOW logic level converter



Ordering Code:

Order Number	Package Number	Package Description
CD4049UBCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4049UBCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4050BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4050BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams


Pin Assignments for DIP




CD4049UBC • CD4050BC

Schematic Diagrams

CD4049UBC
1 of 6 Identical Units



CD4050BC
1 of 6 Identical Units



Absolute Maximum Ratings (Note 1)			Recommended Operating Conditions (Note 2)							
Symbol	Parameter	Conditions	-40°C		+25°C		+85°C		Units	
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		4 8 16		0.03 0.05 0.07	4.0 8.0 16.0		30 60 120	μA μA μA
V_{OL}	LOW Level Output Voltage	$V_{IH} = V_{DD}$, $V_{IL} = 0V$, $ I_O < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$			0.05 0.05 0.05		0 0.05 0.05		0.05 0.05 0.05	V V V
V_{OH}	HIGH Level Output Voltage	$V_{IH} = V_{DD}$, $V_{IL} = 0V$, $ I_O < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95	V V V
V_{IL}	LOW Level Input Voltage (CD4050BC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V$, $V_O = 0.5V$ $V_{DD} = 10V$, $V_O = 1V$ $V_{DD} = 15V$, $V_O = 1.5V$			1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		V
V_{IL}	LOW Level Input Voltage (CD4049UBC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V$, $V_O = 4.5V$ $V_{DD} = 10V$, $V_O = 9V$ $V_{DD} = 15V$, $V_O = 13.5V$			1.0 2.0 3.0		1.5 2.5 3.5	1.0 2.0 3.0		V
V_{IH}	HIGH Level Input Voltage (CD4050BC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V$, $V_O = 4.5V$ $V_{DD} = 10V$, $V_O = 9V$ $V_{DD} = 15V$, $V_O = 13.5V$		3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0	V V V
V_{IH}	HIGH Level Input Voltage (CD4049UBC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V$, $V_O = 0.5V$ $V_{DD} = 10V$, $V_O = 1V$ $V_{DD} = 15V$, $V_O = 1.5V$		4.0 8.0 12.0		4.0 8.0 12.0	3.5 7.5 11.5		4.0 8.0 12.0	V V V
I_{OL}	LOW Level Output Current (Note 4)	$V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$, $V_O = 0.4V$ $V_{DD} = 10V$, $V_O = 0.5V$ $V_{DD} = 15V$, $V_O = 1.5V$		4.6 9.8 29		4.0 8.5 25	5 12 40		3.2 6.8 20	mA mA mA
I_{OH}	HIGH Level Output Current (Note 4)	$V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$, $V_O = 4.6V$ $V_{DD} = 10V$, $V_O = 9.5V$ $V_{DD} = 15V$, $V_O = 13.5V$		-1.0 -2.1 -7.1		-0.9 -1.9 -6.2	-1.6 -3.6 -12		-0.72 -1.5 -5	mA mA mA
I_{IN}	Input Current	$V_{DD} = 15V$, $V_{IN} = 0V$ $V_{DD} = 15V$, $V_{IN} = 15V$		-0.3 0.3		-0.3 0.3	-10^{-5} 10^{-5}		-1.0 1.0	μA μA

Note 3: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Continued)

Note 4: These are peak output current capabilities. Continuous output current is rated at 12 mA maximum. The output current should not be allowed to exceed this value for extended periods of time. I_{OL} and I_{OH} are tested one output at a time.

AC Electrical Characteristics (Note 5)

CD4049UBC

 $T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$, $R_L = 200\text{k}$, $t_r = t_f = 20 \text{ ns}$, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level	$V_{DD} = 5\text{V}$		30	65	ns
		$V_{DD} = 10\text{V}$		20	40	ns
		$V_{DD} = 15\text{V}$		15	30	ns
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level	$V_{DD} = 5\text{V}$		45	85	ns
		$V_{DD} = 10\text{V}$		25	45	ns
		$V_{DD} = 15\text{V}$		20	35	ns
t_{THL}	Transition Time HIGH-to-LOW Level	$V_{DD} = 5\text{V}$		30	60	ns
		$V_{DD} = 10\text{V}$		20	40	ns
		$V_{DD} = 15\text{V}$		15	30	ns
t_{TLH}	Transition Time LOW-to-HIGH Level	$V_{DD} = 5\text{V}$		60	120	ns
		$V_{DD} = 10\text{V}$		30	55	ns
		$V_{DD} = 15\text{V}$		25	45	ns
C_{IN}	Input Capacitance	Any Input		15	22.5	pF

Note 5: AC Parameters are guaranteed by DC correlated testing.

AC Electrical Characteristics (Note 6)


CD4050BC

 $T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$, $R_L = 200\text{k}$, $t_r = t_f = 20 \text{ ns}$, unless otherwise specified


Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level	$V_{DD} = 5\text{V}$		60	110	ns
		$V_{DD} = 10\text{V}$		25	55	ns
		$V_{DD} = 15\text{V}$		20	30	ns
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level	$V_{DD} = 5\text{V}$		60	120	ns
		$V_{DD} = 10\text{V}$		30	55	ns
		$V_{DD} = 15\text{V}$		25	45	ns
t_{THL}	Transition Time HIGH-to-LOW Level	$V_{DD} = 5\text{V}$		30	60	ns
		$V_{DD} = 10\text{V}$		20	40	ns
		$V_{DD} = 15\text{V}$		15	30	ns
t_{TLH}	Transition Time LOW-to-HIGH Level	$V_{DD} = 5\text{V}$		60	120	ns
		$V_{DD} = 10\text{V}$		30	55	ns
		$V_{DD} = 15\text{V}$		25	45	ns
C_{IN}	Input Capacitance	Any Input		5	7.5	pF

Note 6: AC Parameters are guaranteed by DC correlated testing.

Switching Time Waveforms



Typical Applications


CMOS to TLL or CMOS at a Lower V_{DD} 

$V_{DD1} \geq V_{DD2}$

In the case of the CD4049UBC the output drive capability increases with increasing input voltage.
E.g., If $V_{DD1} = 10V$ the CD4049UBC could drive 4 TTL loads.


CD4049UBC • CD4050BC

Physical Dimensions inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.