



**IC61LV12816**

**Document Title**

128K x 16 Hight Speed SRAM with 3.3V

**Revision History**

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0A	Initial Draft	September 12,2001	
0B	Revise typo on page 6	April 23,2004	

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.

# 128K x 16 HIGH-SPEED CMOS STATIC RAM WITH 3.3V SUPPLY

## FEATURES

- High-speed access time: 8, 10, 12, and 15 ns
- CMOS low power operation
- TTL and CMOS compatible interface levels
- Single 3.3V  $\pm$  10% power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available

## DESCRIPTION


The *ICSI* IC61LV12816 is a high-speed, 2,097,152-bit static RAM organized as 131,072 words by 16 bits. It is fabricated using *ICSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns with low power consumption.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IC61LV12816 is packaged in the JEDEC standard 44-pin 400mil SOJ, 44-pin 400mil TSOP-2, and 48-pin 6\*8mm TF-BGA.


## FUNCTIONAL BLOCK DIAGRAM




# IC61LV12816

## PIN CONFIGURATIONS


### 44-Pin SOJ



### 44-Pin TSOP-2



### 48-Pin TF-BGA



## PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
$\overline{LB}$	Lower-byte Control (I/O0-I/O7)
$\overline{UB}$	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V <sub>CC</sub>	Power
GND	Ground

## OPERATING RANGE

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	−40°C to +85°C	3.3V ± 10%

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	Power Supply Voltage Relative to GND		−0.5 to 4.0	V
V <sub>TERM</sub>	Terminal Voltage with Respect to GND		−0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage Temperature		−65 to +150	°C
T <sub>BIAS</sub>	Temperature Under Bias:	Com.	−65 to +85	°C
		Ind.	−45 to +90	°C
P <sub>T</sub>	Power Dissipation		2.0	W
I <sub>OUT</sub>	DC Output Current (LOW)		+20	mA

## Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = −4.0 mA	2.4	—	V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA	—	0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage <sup>(1)</sup>		−0.3	0.8	V	
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	Com.	−1	1	μA
			Ind.	−5	5	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Outputs Disabled	Com.	−1	1	μA
			Ind.	−5	5	μA

## Notes:

1. V<sub>IL</sub> (min.) = −2.0V for pulse width less than 10 ns.
2. The V<sub>CC</sub> operating range for 8 ns is 3.3V +10%, −5%.

## TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CE}$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	I/O PIN		Vcc Current
						I/O0-I/O7	I/O8-I/O15	
Not Selected	X	H	X	X	X	High-Z	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Output Disabled	H	L	H	X	X	High-Z	High-Z	I <sub>CC</sub>
	X	L	X	H	H	High-Z	High-Z	
	H	L	L	L	H	D <sub>OUT</sub>	High-Z	
Read	H	L	L	L	H	High-Z	D <sub>OUT</sub>	I <sub>CC</sub>
	H	L	L	H	L	D <sub>OUT</sub>	D <sub>OUT</sub>	
	H	L	L	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	
Write	L	L	X	L	H	D <sub>IN</sub>	High-Z	I <sub>CC</sub>
	L	L	X	H	L	High-Z	D <sub>IN</sub>	
	L	L	X	L	L	D <sub>IN</sub>	D <sub>IN</sub>	

## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions		-8 ns		-10 ns		-12 ns		-15 ns		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
I <sub>CC</sub>	Vcc Dynamic Operating Supply Current	V <sub>CC</sub> = Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com. Ind.	—	220 230	—	200 210	—	180 190	—	165 175	mA
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> $\overline{CE} \geq V_{IH}$ , f = 0	Com. Ind.	—	30 40	—	30 40	—	30 40	—	30 40	mA
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., $\overline{CE} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0	Com. Ind.	—	10 15	—	10 15	—	10 15	—	10 15	mA

### Note:

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE<sup>(1)</sup>

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Input/Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**Note:**

1. Tested initially and after any design or process changes that may affect these parameters.

READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	-8		-10		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	8	—	10	—	12	—	15	—	ns
t <sub>AA</sub>	Address Access Time	—	8	—	10	—	12	—	15	ns
t <sub>OH</sub>	Output Hold Time	3	—	3	—	3	—	3	—	ns
t <sub>ACE</sub>	$\overline{\text{CE}}$ Access Time	—	8	—	10	—	12	—	15	ns
t <sub>DOE</sub>	$\overline{\text{OE}}$ Access Time	—	3	—	4	—	5	—	6	ns
t <sub>HZOE</sub> <sup>(2)</sup>	$\overline{\text{OE}}$ to High-Z Output	—	3	—	4	—	5	0	6	ns
t <sub>LZOE</sub> <sup>(2)</sup>	$\overline{\text{OE}}$ to Low-Z Output	0	—	0	—	0	—	0	—	ns
t <sub>HZCE</sub> <sup>(2)</sup>	$\overline{\text{CE}}$ to High-Z Output	0	3	0	4	0	5	0	8	ns
t <sub>LZCE</sub> <sup>(2)</sup>	$\overline{\text{CE}}$ to Low-Z Output	3	—	3	—	3	—	3	—	ns
t <sub>BA</sub>	$\overline{\text{LB}}, \overline{\text{UB}}$ Access Time	—	3	—	4	—	5	—	6	ns
t <sub>HZB</sub> <sup>(2)</sup>	$\overline{\text{LB}}, \overline{\text{UB}}$ to High-Z Output	0	3	0	4	0	5	0	6	ns
t <sub>LZB</sub> <sup>(2)</sup>	$\overline{\text{LB}}, \overline{\text{UB}}$ to Low-Z Output	0	—	0	—	0	—	0	—	ns

**Notes:**

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.

## AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

**Notes:**

1. The V<sub>CC</sub> operating range for 8 ns is 3.3V +10%, -5%.

## AC TEST LOADS




Figure 1.






Figure 2.

## AC WAVEFORMS

### READ CYCLE NO. 1<sup>(1,2)</sup> (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{UB}$ or $\overline{LB} = V_{IL}$ )



### READ CYCLE NO. 2<sup>(1,3)</sup>



**Notes:**

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .
3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transition.

**WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup>** (Over Operating Range)


Symbol	Parameter	-8		-10		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	8	—	10	—	12	—	15	—	ns
t <sub>SCE</sub>	$\overline{\text{CE}}$ to Write End	7	—	8	—	8	—	10	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	7	—	8	—	8	—	10	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	0	—	0	—	ns
t <sub>PWB</sub>	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ Valid to End of Write	7	—	8	—	9	—	10	—	ns
t <sub>PWE<sup>(4)</sup></sub>	$\overline{\text{WE}}$ Pulse Width	7	—	8	—	9	—	10	—	ns
t <sub>SD</sub>	Data Setup to Write End	4.5	—	5	—	6	—	7	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	0	—	0	—	ns
t <sub>HZWE<sup>(2)</sup></sub>	$\overline{\text{WE}}$ LOW to High-Z Output	—	3	—	4	—	5	—	6	ns
t <sub>LZWE<sup>(2)</sup></sub>	$\overline{\text{WE}}$ HIGH to Low-Z Output	0	—	0	—	0	—	0	—	ns

**Notes:**

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ , and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
4. Tested with  $\overline{\text{OE}}$  Hith.

## AC WAVEFORMS


### WRITE CYCLE NO. 1 <sup>(1,2)</sup>( $\overline{CE}$ Controlled, $\overline{OE}$ is HIGH or LOW)




#### Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{CE}$  and  $\overline{WE}$  inputs and at least one of the  $\overline{LB}$  and  $\overline{UB}$  inputs being in the LOW state.
2.  $WRITE = (\overline{CE}) [ (\overline{LB}) = (\overline{UB}) ] (\overline{WE})$ .


**WRITE CYCLE NO. 2<sup>(1)</sup>** ( $\overline{WE}$  Controlled.  $\overline{OE}$  is HIGH During Write Cycle)



**WRITE CYCLE NO. 3** ( $\overline{WE}$  Controlled.  $\overline{OE}$  is LOW During Write Cycle)



**WRITE CYCLE NO. 4** <sup>(1,3)</sup>( $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$  Controlled, Back-to-Back Write)



**Notes:**

1. The internal Write time is defined by the overlap of  $\overline{\text{CE}} = \text{LOW}$ ,  $\overline{\text{UB}}$  and/or  $\overline{\text{LB}} = \text{LOW}$ , and  $\overline{\text{WE}} = \text{LOW}$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The  $t_{SA}$ ,  $t_{HA}$ ,  $t_{SD}$ , and  $t_{HD}$  timing is referenced to the rising or falling edge of the signal that terminates the Write.
2. Tested with  $\overline{\text{OE}}$  HIGH for a minimum of 4 ns before  $\overline{\text{WE}} = \text{LOW}$  to place the I/O in a HIGH-Z state.
3.  $\overline{\text{WE}}$  may be held LOW across many address cycles and the  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$  pins can be used to control the Write function.

## ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
8	IC61LV12816-8B	6*8mm TF-BGA
8	IC61LV12816-8K	400mil SOJ
8	IC61LV12816-8T	400mil TSOP-2
10	IC61LV12816-10B	6*8mm TF-BGA
10	IC61LV12816-10K	400mil SOJ
10	IC61LV12816-10T	400mil TSOP-2
12	IC61LV12816-12B	6*8mm TF-BGA
12	IC61LV12816-12K	400mil SOJ
12	IC61LV12816-12T	400mil TSOP-2
15	IC61LV12816-15B	6*8mm TF-BGA
15	IC61LV12816-15K	400mil SOJ
15	IC61LV12816-15T	400mil TSOP-2

## ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
8	IC61LV12816-8BI	6*8mm TF-BGA
8	IC61LV12816-8KI	400mil SOJ
8	IC61LV12816-8TI	400mil TSOP-2
10	IC61LV12816-10BI	6*8mm TF-BGA
10	IC61LV12816-10KI	400mil SOJ
10	IC61LV12816-10TI	400mil TSOP-2
12	IC61LV12816-12BI	6*8mm TF-BGA
12	IC61LV12816-12KI	400mil SOJ
12	IC61LV12816-12TI	400mil TSOP-2
15	IC61LV12816-15BI	6*8mm TF-BGA
15	IC61LV12816-15KI	400mil SOJ
15	IC61LV12816-15TI	400mil TSOP-2



***Integrated Circuit Solution, Inc.***

HEADQUARTER:  
NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,  
HSIN-CHU, TAIWAN, R.O.C.  
TEL: 886-3-5780333  
Fax: 886-3-5783000

BRANCH OFFICE:  
7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,  
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.  
TEL: 886-2-26962140  
FAX: 886-2-26962252  
<http://www.icsi.com.tw>