Features

- Low Voltage and Standard Voltage Operation
 - 5.0 (V_{CC} = 4.5V to 5.5V)
 - 2.7 (V_{CC} = 2.7V to 5.5V)
 - $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
 - $1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- User Selectable Internal Organization
 - 1K: 128 x 8 or 64 x 16 2K: 256 x 8 or 128 x 16
 - 4K: 512 x 8 or 256 x 16
- 3-Wire Serial Interface
- 2 MHz Clock Rate (5V) Compatibility
- Self-Timed Write Cycle (10 ms max)
- High Reliability Endurance: 1 Million Cycles Data Retention: 100 Years
- Automotive Grade and Extended Temperature Devices Available
- 8-Pin PDIP, JEDEC SOIC, and EIAJ SOIC Packages

Description


The AT93C46/56/57/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64/128/256 words of 16 bits each, when the ORG Pin is connected to V_{CC} and 128/256/512 words of 8 bits each when it is tied to ground. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT93C46/56/57/66 is available in space saving 8-pin PDIP and 8-pin JEDEC and EIAJ SOIC packages.

(continued)


Pin Configurations

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
Vcc	Power Supply
ORG	Internal Organization
DC	Don't Connect


8-Pin SOIC







8-Pin SOIC



Rotated (R) (1K JEDEC Only)



3-Wire Serial CMOS E²PROMs

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)



Description (Continued)

The AT93C46/56/57/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate ERASE cycle is required be-

Absolute Maximum Ratings*


Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground
Maximum Operating Voltage6.25V
DC Output Current 5.0 mA

Block Diagram⁽¹⁾

fore WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. When CS is brought "high" following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY status of the part.

The AT93C46/56/57/66 is available in 4.5V to 5.5V, 2.7V to 5.5V, 2.5V to 5.5V, and 1.8V to 5.5V versions.

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Note: 1. When the ORG pin is connected to V_{CC} , the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device (of approximately 1 M Ω) will select the x 16 organization. This feature is not available on 1.8V devices.

Pin Capacitance ⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0V$ (unless otherwise noted).

	Test Conditions	Max	Units	Conditions
Соит	Output Capacitance (DO)	5	pF	Vout = 0V
CIN	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $T_{AC} = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Мах	Unit
Vcc1	Supply Voltage			1.8		5.5	V
VCC2	Supply Voltage			2.5		5.5	V
V _{CC3}	Supply Voltage			2.7		5.5	V
V _{CC4}	Supply Voltage			4.5		5.5	V
Icc	Supply Current	V _{CC} = 5.0V	READ at 1.0 MHz		0.5	2.0	mA
	Supply Current	VCC = 5.0V	WRITE at 1.0 MHz		0.5	2.0	mA
I _{SB1}	Standby Current	Vcc = 1.8V	CS = 0V		0	0.1	μΑ
ISB2	Standby Current	Vcc = 2.5V	CS = 0V		6.0	10.0	μA
I _{SB3}	Standby Current	$V_{CC} = 2.7 V$	CS = 0V		6.0	10.0	μA
I _{SB4}	Standby Current	$V_{CC} = 5.0V$	CS = 0V		17	30	μΑ
lı∟	Input Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	1.0	μA
Iol	Output Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	1.0	μA
VIL1 ⁽¹⁾ VIH1 ⁽¹⁾	Input Low Voltage Input High Voltage	$4.5V \le V_{CC} \le 5.5V$		-0.1 2.0		0.8 Vcc + 1	V
V _{IL2} ⁽¹⁾ VIH2 ⁽¹⁾	Input Low Voltage Input High Voltage	$1.8V \le V_{CC} \le 2.7V$		0.0 V _{CC} x 0 .7		V _{CC} x 0.3 V _{CC} + 1	V
Vol1	Output Low Voltage		I _{OL} = 2.1 mA			0.4	V
VOH1	Output High Voltage	$4.5V \le V_{CC} \le 5.5V$	I _{OH} = -0.4 mA	2.4			V
Vol2	Output Low Voltage	10/(<)/00 < 07/(I _{OL} = 0.15 mA			0.2	V
VOH2	Output High Voltage	$1.8V \le V_{CC} \le 2.7V$	I _{OH} = -100 μA	V _{CC} - 0.2			V

Note: 1. $V_{IL}\xspace$ min and $V_{IH}\xspace$ max are reference only and are not tested.





AC Characteristics

Applicable over recommended operating range from $T_A = -40$ °C to + 85 °C, $V_{CC} = As$ Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Мах	Units
fsĸ	SK Clock Frequency	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5\\ 2.7V \leq V_{CC} \leq 5\\ 2.5V \leq V_{CC} \leq 5\\ 1.8V \leq V_{CC} \leq 5 \end{array}$.5V .5V	0 0 0 0		2 1 0.5 0.25	MHz
tsкн	SK High Time	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5\\ 2.7V \leq V_{CC} \leq 5\\ 2.5V \leq V_{CC} \leq 5\\ 1.8V \leq V_{CC} \leq 5 \end{array}$.5V .5V	250 250 500 1000			ns
tskl	SK Low Time	$\begin{array}{r} 4.5V \leq V_{CC} \leq 5\\ 2.7V \leq V_{CC} \leq 5\\ 2.5V \leq V_{CC} \leq 5\\ 1.8V \leq V_{CC} \leq 5\end{array}$.5V .5V	250 250 500 1000			ns
tcs	Minimum CS Low Time	$\begin{array}{r} 4.5V \leq V_{CC} \leq 5\\ 2.7V \leq V_{CC} \leq 5\\ 2.5V \leq V_{CC} \leq 5\\ 1.8V \leq V_{CC} \leq 5\end{array}$.5V .5V .5V	250 250 500 1000			ns
tcss	CS Setup Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \\ \end{array}$	50 50 100 200			ns
tdis	DI Setup Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \\ \end{array}$	100 100 200 400			ns
tcsн	CS Hold Time	Relative to SK		0			ns
tDIH	DI Hold Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \\ \end{array}$	100 100 200 400			ns
tPD1	Output Delay to '1'	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \\ \end{array}$			250 250 500 1000	ns
tPD0	Output Delay to '0'	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \\ \end{array}$			250 250 500 1000	ns
ts∨	CS to Status Valid	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$			250 250 500 1000	ns
tDF	CS to DO in High Impedance	AC Test CS = VIL	$\begin{array}{l} 4.5V \leq V_{CC} \; \leq \; 5.5V \\ 2.7V \leq V_{CC} \; \leq \; 5.5V \\ 2.5V \leq V_{CC} \; \leq \; 5.5V \\ 1.8V \leq V_{CC} \; \leq \; 5.5V \end{array}$			100 100 200 400	ns
twp	Write Cycle Time			0.1		10	ms
- • • •			$4.5V \leq V_{CC} \ \leq 5.5V$		1		ms

		Ор	Addr	ess	Da	ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	A ₆ - A ₀	A5 - A0			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes.
ERASE	1	11	A ₆ - A ₀	A5 - A0			Erase memory location A _n - A ₀ .
WRITE	1	01	A ₆ - A ₀	A5 - A0	D7 - D0	D ₁₅ - D ₀	Writes memory location An - A0.
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
WRAL	1	00	01XXXXX	01XXXX	D7 - D0	D ₁₅ - D ₀	Writes all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
EWDS	1	00	00XXXXX	00XXXX			Disables all programming instructions.

Instruction Set for the AT93C46

Instruction Set for the AT93C57

		Ор	Addr	ess	Da	ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	A7 - A0	A ₆ - A ₀			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXXX	11XXXXX			Write enable must precede all programming modes.
ERASE	1	11	A7 - A0	A ₆ - A ₀			Erase memory location An - A0.
WRITE	1	01	A7 - A0	A ₆ - A ₀	D7 - D0	D ₁₅ - D ₀	Writes memory location An - Ao.
ERAL	1	00	10XXXXXX	10XXXXX			Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
WRAL	1	00	01XXXXXX	01XXXXX	D7 - D0	D ₁₅ - D ₀	Writes all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
EWDS	1	00	00XXXXXX	00XXXXX			Disables all programming instructions.





Instruction Set for the AT93C56 and AT93C66

		Ор	Add	ress	Da	ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	A ₈ - A ₀	A7 - A0			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXXXX	11XXXXXX			Write enable must precede all programming modes.
ERASE	1	11	A8 - A0	A7 - A0			Erases memory location An - A0.
WRITE	1	01	A8 - A0	A7 - A0	D7 - D0	D ₁₅ - D ₀	Writes memory location An - A0.
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
WRAL	1	00	01XXXXXXX	01XXXXXX	D7 - D0	D ₁₅ - D ₀	Writes all memory locations. Valid when V _{CC} = $5.0V \pm 10\%$ and Disable Register cleared.
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions.

Functional Description

The AT93C46/56/57/66 is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic '1') followed by the appropriate Op Code and the desired memory Address location.

READ (READ): The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic '0') precedes the 8 or 16 bit data output string.

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical '1' state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). A logic '1' at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction. **WRITE (WRITE):** The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic '0' at DO indicates that programming is still in progress. A logic '1' indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A READY/BUSY status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle, twp.


ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic '1' state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The ERAL instruction is valid only at V_{CC} = $5.0V \pm 10\%$.

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The WRAL instruction is valid only at V_{CC} = $5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Timing Diagrams

Synchronous Data Timing



Note: 1. This is the minimum SK period.






Organization Key for Timing Diagrams

	AT93C46 (1K)		AT93C46 (1K) AT93C56 (2K)		AT930	57 (2K)	AT93C66 (4K)	
I/O	x 8	x 16	x 8	x 16	x 8	x 16	x 8	x 16
A _N	A ₆	A5	A ₈ ⁽¹⁾	A ₇	A ₇	A ₆	A ₈	A ₇
D _N	D7	D15	D7	D ₁₅	D7	D15	D7	D15


Note: 1. A₈ is a DON'T CARE value, but the extra clock is required.

Timing Diagrams (Continued)


READ Timing



EWEN Timing




EWDS Timing




(continued)

2-70 AT93C46/56/57/66

Timing Diagrams (Continued)




Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.







Timing Diagrams (Continued)



Ordering Information

twp (max)	Icc (max)	IsB (max)	fмах	Ondenin a Code	Deelsere	Onenetien Denne
(ms)	(μA)	(μA)	(kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C46-10PC AT93C46-10SC AT93C46R-10SC AT93C46W-10SC	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT93C46-10PC-2.7 AT93C46-10SC-2.7 AT93C46R-10SC-2.7 AT93C46W-10SC-2.7	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C46-10PC-2.5 AT93C46-10SC-2.5 AT93C46R-10SC-2.5 AT93C46W-10SC-2.5	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C46-10PC-1.8 AT93C46-10SC-1.8 AT93C46R-10SC-1.8 AT93C46R-10SC-1.8	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C46-10PI AT93C46-10SI AT93C46R-10SI AT93C46W-10SI	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C46-10PI-2.7 AT93C46-10SI-2.7 AT93C46R-10SI-2.7 AT93C46W-10SI-2.7	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C46-10PI-2.5 AT93C46-10SI-2.5 AT93C46R-10SI-2.5 AT93C46W-10SI-2.5	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C46-10PI-1.8 AT93C46-10SI-1.8 AT93C46R-10SI-1.8 AT93C46W-10SI-1.8	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)





Ordering Information

	Package Type								
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)								
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)								
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)								
	Options								
Blank	Standard Device (4.5V to 5.5V)								
-2.7	Low Voltage (2.7V to 5.5V)								
-2.5	Low Voltage (2.5V to 5.5V)								
-1.8	Low Voltage (1.8V to 5.5V)								
R	Rotated Pinout								

Ordering Information

t _{WP} (max) (ms)	lcc (max) (μΑ)	Isв (max) (μА)	fмах (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C56-10PC AT93C56-10SC AT93C56W-10SC	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT93C56-10PC-2.7 AT93C56-10SC-2.7 AT93C56W-10SC-2.7	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C56-10PC-2.5 AT93C56-10SC-2.5 AT93C56W-10SC-2.5	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C56-10PC-1.8 AT93C56-10SC-1.8 AT93C56W-10SC-1.8	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C56-10PI AT93C56-10SI AT93C56W-10SI	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C56-10PI-2.7 AT93C56-10SI-2.7 AT93C56W-10SI-2.7	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C56-10PI-2.5 AT93C56-10SI-2.5 AT93C56W-10SI-2.5	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C56-10PI-1.8 AT93C56-10SI-1.8 AT93C56W-10SI-1.8	8P3 8S1 8S2	Industrial (-40°C to 85°C)

Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)			
Options				
Blank	Blank Standard Device (4.5V to 5.5V)			
-2.7	Low Voltage (2.7V to 5.5V)			
-2.5	-2.5 Low Voltage (2.5V to 5.5V)			
-1.8	Low Voltage (1.8V to 5.5V)			





Ordering Information

twp (max) (ms)	lcc (max) (μΑ)	Isв (max) (μА)	f _{MAX} (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C57-10PC AT93C57-10SC AT93C57W-10SC	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT93C57-10PC-2.7 AT93C57-10SC-2.7 AT93C57W-10SC-2.7	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C57-10PC-2.5 AT93C57-10SC-2.5 AT93C57W-10SC-2.5	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C57-10PC-1.8 AT93C57-10SC-1.8 AT93C57W-10SC-1.8	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C57-10PI AT93C57-10SI AT93C57W-10SI	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C57-10PI-2.7 AT93C57-10SI-2.7 AT93C57W-10SI-2.7	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C57-10PI-2.5 AT93C57-10SI-2.5 AT93C57W-10SI-2.5	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C57-10PI-1.8 AT93C57-10SI-1.8 AT93C57W-10SI-1.8	8P3 8S1 8S2	Industrial (-40°C to 85°C)

Package Type				
8P3	8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)			
	Options			
Blank	ank Standard Device (4.5V to 5.5V)			
-2.7	Low Voltage (2.7V to 5.5V)			
-2.5	-2.5 Low Voltage (2.5V to 5.5V)			
-1.8	Low Voltage (1.8V to 5.5V)			

Ordering Information

twp (max) (ms)	lcc (max) (μΑ)	Isв (max) (μΑ)	f _{MAX} (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C66-10PC AT93C66-10SC AT93C66W-10SC	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT93C66-10PC-2.7 AT93C66-10SC-2.7 AT93C66W-10SC-2.7	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C66-10PC-2.5 AT93C66-10SC-2.5 AT93C66W-10SC-2.5	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C66-10PC-1.8 AT93C66-10SC-1.8 AT93C66W-10SC-1.8	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C66-10PI AT93C66-10SI AT93C66W-10SI	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C66-10PI-2.7 AT93C66-10SI-2.7 AT93C66W-10SI-2.7	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C66-10PI-2.5 AT93C66-10SI-2.5 AT93C66W-10SI-2.5	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C66-10PI-1.8 AT93C66-10SI-1.8 AT93C66W-10SI-1.8	8P3 8S1 8S2	Industrial (-40°C to 85°C)

Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)			
Options				
Blank	Standard Device (4.5V to 5.5V)			
-2.7	Low Voltage (2.7V to 5.5V)			
-2.5	-2.5 Low Voltage (2.5V to 5.5V)			
-1.8	Low Voltage (1.8V to 5.5V)			

