

#### **Features**

- High-performance and Low-power AVR® 8-bit RISC Architecture
  - 118 Powerful Instructions Most Single Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Up to 8 MIPS Throughput at 8 MHz
- Data and Nonvolatile Program Memory
  - 2K/4K Bytes of In-System Programmable Flash Endurance 1,000 Write/Erase Cycles
  - 128 Bytes of SRAM
  - 128/256 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
  - Programming Lock for Flash Program and EEPROM Data Security
- · Peripheral Features
  - One 8-bit Timer/Counter with Separate Prescaler
  - Expanded 16-bit Timer/Counter with Separate Prescaler,
     Compare, Capture Modes and 8-, 9- or 10-bit PWM
  - On-chip Analog Comparator
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - Programmable UART
  - 6-channel, 10-bit ADC
  - Master/Slave SPI Serial Interface
- Special Microcontroller Features
  - Brown-Out Reset Circuit
  - Enhanced Power-on Reset Circuit
  - Low-Power Idle and Power Down Modes
  - External and Internal Interrupt Sources
- Specifications
  - Low-power, High-speed CMOS Process Technology
  - Fully Static Operation
- Power Consumption at 4 MHz, 3V, 25°C
  - Active: 3.4 mA
  - Idle Mode: 1.4 mA
  - Power Down Mode: <1 μA
- I/O and Packages
  - 20 Programmable I/O Lines
  - 28-pin PDIP and 32-pin TQFP
- Operating Voltage
  - 2.7V 6.0V (AT90LS2333 and AT90LS4433)
  - 4.0V 6.0V (AT90S2333 and AT90S4433)
- Speed Grades
  - 0 4 MHz (AT90LS2333 and AT90LS4433)
  - 0 8 MHz (AT90S2333 and AT90S4433)

# **Pin Configurations**







8-bit AVR®
Microcontroller
with 2K/4K bytes
In-System
Programmable
Flash

AT90S2333 AT90LS2333 AT90S4433 AT90LS4433

**Preliminary** 

Rev. 1042DS-04/99



Note: This is a summary document. For the complete 103 page document, please visit our Web site at www.atmel.com or e-mail at literature@atmel.com and request literature #1042D.



## **Description**

The AT90S2333/4433 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S2333/4433 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S2333/4433 provides the following features: 2K/4K bytes of In-System Programmable Flash, 128/256 bytes EEPROM, 128 bytes SRAM, 20 general purpose I/O lines, 32 general purpose working registers, two flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, 6-channel, 10-bit ADC, programmable Watchdog Timer with internal oscillator, an SPI serial port and two software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power Down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density nonvolatile memory technology. The on-chip Flash program memory can be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining a RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S2333/4433 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.


The AT90S2333/4433 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Table 1. Comparison Table

•					
Device	Flash	EEPROM	SRAM	Voltage Range	Frequency
AT90S2333	2K	128B	128B	4.0V - 6.0V	0 - 8 MHz
AT90LS2333	2K	128B	128B	2.7V - 6.0V	0 - 4 MHz
AT90S4433	4K	256B	128B	4.0V - 6.0V	0 - 8 MHz
AT90LS4433	4K	256B	128B	2.7V - 6.0V	0 - 4 MHz

## **Block Diagram**

Figure 1. The AT90S2333/4433 Block Diagram







## **Pin Descriptions**

#### VCC

Supply voltage

#### **GND**

Ground

#### Port B (PB5..PB0)

Port B is a 6-bit bi-directional I/O port with internal pullup resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features of the AT90S2333/4433.

The port B pins are tristated when a reset condition becomes active, even if the clock is not running.

#### Port C (PC5..PC0)

Port C is a 6-bit bi-directional I/O port with internal pullup resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. Port C also serves as the analog inputs to the A/D Converter.

The port C pins are tristated when a reset condition becomes active, even if the clock is not running.

#### Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the AT90S2333/4433.

The port D pins are tristated when a reset condition becomes active, even if the clock is not running.

#### **RESET**

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

#### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

#### XTAL2

Output from the inverting oscillator amplifier

#### **AVCC**

This is the supply voltage pin for the A/D Converter. It should be externally connected to  $V_{CC}$  via a low-pass filter. See Datasheet for details on operation of the ADC.

#### **AREF**

This is the analog reference input for the A/D Converter. For ADC operations, a voltage in the range 2.7V to AVCC must be applied to this pin.

#### **AGND**

If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

## **Architectural Overview**

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file - in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bits X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the AT90S2333/4433 AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

Figure 2. The AT90S2333/4433 AVR RISC Architecture

#### AVR AT90S2333/4433 Architecture Data Bus 8-bit Program Status Interrupt 1K/2K X 16 Counter and Control Unit Program Memory SPI 32 x 8 Unit General Instruction Register Purpose Registrers Serial **UART** Instruction Decoder Indirect Addressing Direct Addressing 8-bit ALU Timer/Counter Control Lines 16-bit Timer/Counter with PWM 128 x 8 Watchdog Data Timer **SRAM** Analog to Digital 128/256 x 8 Converter **EEPROM** 20 Analog I/O Lines Comparator





The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept - with separate memories and buses for program and data. The program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle.

The program memory is In-System Programmable Flash memory.


With the relative jump and call instructions, the whole 1K/2K word address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer SP is read/write accessible in the I/O space.

The 128 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

Figure 3. AT90S2333/4433 Memory Maps



A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

# **Register Summary**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$3F (\$5F)	SREG	I	T	Н	S	V	N	Z	С
\$3E (\$5E)	Reserved	-	-	-	-	-	-	-	-
\$3D (\$5D)	SP	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
\$3C (\$5C)	Reserved				ı				
\$3B (\$5B)	GIMSK	INT1	INT0	-	-	-	-	-	-
\$3A (\$5A)	GIFR	INTF1	INTF0						
\$39 (\$59)	TIMSK	TOIE1	OCIE1	-	-	TICIE1	-	TOIE0	-
\$38 (\$58)	TIFR	TOV1	OCF1	-	-	ICF1	-	TOV0	-
\$37 (\$57)	Reserved				ll	"			
\$36 (\$56)	Reserved								
\$35 (\$55)	MCUCR	-		SE	SM	ISC11	ISC10	ISC01	ISC00
\$34 (\$54)	MCUSR	-	-	-	-	WDRF	BORF	EXTRF	PORF
\$33 (\$53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00
\$32 (\$52)	TCNT0	Timer/Counte	r0 (8 Bits)						
\$31 (\$51)	Reserved								
\$30 (\$50)	Reserved								
\$2F (\$4F)	TCCR1A	COM11	COM10	-	-	-	-	PWM11	PWM10
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10
\$2D (\$4D)	TCNT1H		r1 - Counter Reg	0 ,					
\$2C (\$4C)	TCNT1L		r1 - Counter Reg	•					
\$2B (\$4B)	OCR1H			oare Register High					
\$2A (\$4A)	OCR1L	Timer/Counte	r1 - Output Comp	oare Register Low	Byte				
\$29 (\$49)	Reserved								
\$28 (\$48)	Reserved								
\$27 (\$47)	ICR1H			e Register High B					
\$26 (\$46)	ICR1L	Timer/Counte	r1 - Input Capture	e Register Low By	rte .				
\$25 (\$45)	Reserved								
\$24 (\$44)	Reserved								
\$23 (\$43)	Reserved								
\$22 (\$42)	Reserved								
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0
\$20 (\$40)	Reserved								
\$1F (\$3F)	Reserved								
\$1E (\$3E)	EEAR		dress Register						
\$1D (\$3D)	EEDR	EEPROM Da	ta Register						
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE
\$1B (\$3B)	Reserved								
\$1A (\$3A)	Reserved								
\$19 (\$39)	Reserved								
\$18 (\$38)	PORTB	-	-	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB
\$17 (\$37)	DDRB	-	-	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
\$16 (\$36)	PINB	-	-	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0
\$15 (\$35)	PORTC	-	-	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC
\$14 (\$34)	DDRC	-	-	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0
\$13 (\$33)	PINC	-	-	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0
	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD
\$12 (\$32)								DDD1	DDD0
\$12 (\$32) \$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2		
\$12 (\$32) \$11 (\$31) \$10 (\$30)	PIND	PIND7	DDD6 PIND6			DDD3 PIND3	PIND2	PIND1	
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F)	PIND SPDR	PIND7 SPI Data Reg	DDD6 PIND6 pister	DDD5	DDD4		PIND2		
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E)	PIND SPDR SPSR	PIND7 SPI Data Reg SPIF	DDD6 PIND6 gister WCOL	DDD5 PIND5	DDD4 PIND4	PIND3	PIND2	PIND1	PIND0
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D)	PIND SPDR SPSR SPCR	PIND7 SPI Data Reg SPIF SPIE	DDD6 PIND6 pister WCOL SPE	DDD5	DDD4 PIND4	PIND3	PIND2	PIND1	
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C)	PIND SPDR SPSR SPCR UDR	PIND7 SPI Data Reg SPIF SPIE UART I/O Da	DDD6 PIND6 pister WCOL SPE ta Register	DDD5 PIND5  - DORD	DDD4 PIND4 - MSTR	PIND3  - CPOL	PIND2	PIND1	PIND0
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B)	PIND SPDR SPSR SPCR UDR UCSRA	PIND7 SPI Data Reg SPIF SPIE UART I/O Da	DDD6 PIND6 pister WCOL SPE ta Register TXC	DDD5 PIND5  - DORD  UDRE	DDD4 PIND4  - MSTR	PIND3  - CPOL  OR	PIND2  - CPHA	PIND1  - SPR1  -	PIND0 - SPR0
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A)	PIND SPDR SPSR SPCR UDR UCSRA UCSRA	PIND7 SPI Data Reg SPIF SPIE UART I/O Da RXC RXCIE	DDD6 PIND6 pister WCOL SPE ta Register TXC TXCIE	DDD5 PIND5  - DORD	DDD4 PIND4 - MSTR	PIND3  - CPOL	PIND2	PIND1	PIND0
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29)	PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR	PIND7 SPI Data Reg SPIF SPIE UART I/O Da RXC RXCIE UART Baud I	DDD6 PIND6 pister WCOL SPE ta Register TXC TXCIE Rate Register	DDD5 PIND5  - DORD  UDRE UDRIE	DDD4 PIND4  - MSTR  FE RXEN	PIND3  - CPOL  OR TXEN	- CPHA - CHR9	PIND1  - SPR1  - RXB8	PINDO - SPRO - TXB8
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28)	PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR	PIND7 SPI Data Reg SPIF SPIE UART I/O Da RXC RXCIE UART Baud I	DDD6 PIND6 pister WCOL SPE ta Register TXC TXCIE Rate Register AINBG	DDD5 PIND5  - DORD  UDRE	DDD4 PIND4  - MSTR  FE RXEN	PIND3  - CPOL  OR	- CPHA - CHR9 ACIC	PIND1  - SPR1  - RXB8  ACIS1	PIND0 - SPR0 - TXB8 ACIS0
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27)	PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR ADMUX	PIND7 SPI Data Reg SPIF SPIE UART I/O Da RXC RXCIE UART Baud I ACD	DDD6 PIND6 pister WCOL SPE ta Register TXC TXCIE Rate Register AINBG ADCBG	DDD5 PIND5  - DORD  UDRE UDRIE  ACO -	DDD4 PIND4  - MSTR  FE RXEN  ACI -	PIND3  - CPOL  OR TXEN  ACIE -	- CPHA - CHR9  ACIC MUX2	PIND1  - SPR1  - RXB8  ACIS1 MUX1	- TXB8 ACISO MUXO
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26)	PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR ADMUX ADCSR	PIND7 SPI Data Reg SPIF SPIE UART I/O Da RXC RXCIE UART Baud I	DDD6 PIND6 pister WCOL SPE ta Register TXC TXCIE Rate Register AINBG	DDD5 PIND5  - DORD  UDRE UDRIE	DDD4 PIND4  - MSTR  FE RXEN	PIND3  - CPOL  OR TXEN	- CPHA - CHR9 ACIC	PIND1  - SPR1  - RXB8  ACIS1 MUX1 ADPS1	- TXB8 ACISO MUXO ADPS0
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25)	PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR ADMUX ADCSR ADCH	PIND7 SPI Data Reg SPIF SPIE UART I/O Da RXC RXCIE UART Baud I ACD - ADEN -	DDD6 PIND6 pister WCOL SPE ta Register TXC TXCIE Rate Register AINBG ADCBG ADSC	DDD5 PIND5  - DORD  UDRE UDRIE  ACO - ADFR -	DDD4 PIND4  - MSTR  FE RXEN  ACI - ADIF -	PIND3  - CPOL  OR TXEN  ACIE - ADIE -	CPHA  CHR9  ACIC MUX2 ADPS2	PIND1  - SPR1  - RXB8  ACIS1 MUX1 ADPS1 ADC9	- TXB8 ACISO MUXO ADPSO ADC8
\$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26)	PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR ADMUX ADCSR	PIND7 SPI Data Reg SPIF SPIE UART I/O Da RXC RXCIE UART Baud I ACD	DDD6 PIND6 pister WCOL SPE ta Register TXC TXCIE Rate Register AINBG ADCBG	DDD5 PIND5  - DORD  UDRE UDRIE  ACO -	DDD4 PIND4  - MSTR  FE RXEN  ACI -	PIND3  - CPOL  OR TXEN  ACIE -	CPHA  CHR9  ACIC MUX2 ADPS2 - ADC2	PIND1  - SPR1  - RXB8  ACIS1 MUX1 ADPS1	- TXB8 ACISO MUXO ADPS0





# **Register Summary (Continued)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$02 (\$22)	Reserved								
\$01 (\$21)	Reserved								
\$00 (\$20)	Reserved								

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

# **Instruction Set Summary**

IC INSTRUC	Add two Registers Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Registers Logical OR Registers Logical OR Registers Coneis Complement Two's Complement Set Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Set Register	$Rd \leftarrow Rd + Rr$ $Rd \leftarrow Rd + Rr + C$ $Rdh:Rdl \leftarrow Rdh:Rdl + K$ $Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - Rr - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \cdot K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \cdot SFF - Rd$ $Rd \leftarrow Rd \cdot SFF - K$ $Rd \leftarrow Rd \cdot SFF - K$ $Rd \leftarrow Rd \cdot SFF - K$ $Rd \leftarrow Rd \cdot Rd - C$ $Rd \leftarrow Rd - C$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Rr (	Add with Carry two Registers  Add Immediate to Word  Subtract two Registers  Subtract Constant from Register  Subtract with Carry two Registers  Subtract with Carry two Registers  Subtract Immediate from Word  Logical AND Registers  Logical OR Register and Constant  Logical OR Register and Constant  Exclusive OR Registers  One's Complement  Two's Complement  Set Bit(s) in Register  Increment  Decrement  Test for Zero or Minus  Clear Begister	$Rd \leftarrow Rd + Rr + C$ $Rdh:Rdl \leftarrow Rdh:Rdl + K$ $Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \cdot K$	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
<	Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry two Registers Subtract With Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical OR Register and Constant Logical OR Register and Constant Exclusive OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rdh:RdI \leftarrow Rdh:RdI + K$ $Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K - C$ $Rdh:RdI \leftarrow Rdh:RdI - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \Rightarrow K$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow Rd \Rightarrow K$	Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,C,N,V,H Z,N,V	2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Rr (	Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K - C$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor FF - Rd$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$G \lor K$ $Rd \leftarrow Rd \lor Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor Rd \leftarrow Rd \leftarrow Rd \leftarrow Rd \leftarrow Rd \leftarrow Rd \leftarrow $	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V	1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
<	Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot Rr \cdot C$ $Rd \leftarrow Rd \cdot K \cdot C$ $Rdh:Rdl \leftarrow Rdh:Rdl \cdot K$ $Rd \leftarrow Rd \cdot Rr$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot R$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V	1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Rr ( ( Rr ( Rr ( Rr	Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd - Rr - C$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor R$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor Rd \lor K$ $Rd \leftarrow Rd \lor Rd \lor Rd$ $Rd \leftarrow Rd \lor Rd \lor Rd$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
<	Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \cdot K \cdot C$ $Rdh:Rdl \leftarrow Rdh:Rdl \cdot K$ $Rd \leftarrow Rd \cdot Rr$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot R$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow Rd \cdot S$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot Rd \cdot K$ $Rd \leftarrow Rd \cdot Rd \cdot R$ $Rd \leftarrow Rd \cdot Rd \cdot R$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
<	Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \cdot K \cdot C$ $Rdh:Rdl \leftarrow Rdh:Rdl \cdot K$ $Rd \leftarrow Rd \cdot Rr$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot R$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow Rd \cdot S$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot K$ $Rd \leftarrow Rd \cdot Rd \cdot K$ $Rd \leftarrow Rd \cdot Rd \cdot R$ $Rd \leftarrow Rd \cdot Rd \cdot R$	Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V	2 1 1 1 1 1 1 1 1 1 1 1 1
C Rr C Rr C Rr	Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rdh:RdI \leftarrow Rdh:RdI - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow SFF - Rd$ $Rd \leftarrow SOO - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \rightarrow Rd \lor K$ $Rd \leftarrow Rd \rightarrow Rd \rightarrow Rd$ $Rd \leftarrow Rd \rightarrow Rd \rightarrow Rd$	Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	2 1 1 1 1 1 1 1 1 1 1 1 1
Rr K Rr K Rr	Logical AND Registers  Logical AND Register and Constant  Logical OR Registers  Logical OR Register and Constant  Exclusive OR Registers  One's Complement  Two's Complement  Set Bit(s) in Register  Clear Bit(s) in Register  Increment  Decrement  Test for Zero or Minus  Clear Register	$Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd ⊕ Rr$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$0 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \leftarrow Rd \lor Rd \leftarrow Rd \leftarrow Rd \leftarrow Rd \leftarrow Rd \leftarrow $	Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1 1 1 1 1 1
K Rr K Rr	Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$0 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1 1 1 1
₹r	Logical OR Registers  Logical OR Register and Constant  Exclusive OR Registers  One's Complement  Two's Complement  Set Bit(s) in Register  Clear Bit(s) in Register  Increment  Decrement  Test for Zero or Minus  Clear Register	$Rd \leftarrow Rd \vee Rr$ $Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$00 - Rd$ $Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd + Rd \rightarrow (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \rightarrow Rd$	Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1 1 1
K Rr	Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$00 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1 1
Rr	Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$00 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1
(	One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$00 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1
	Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow \$00 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1
	Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1
	Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1
	Increment Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V Z,N,V	1 1
NS	Decrement Test for Zero or Minus Clear Register	$Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	1
NS	Test for Zero or Minus Clear Register	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	
NS	Clear Register			
NS	-	$Rd \leftarrow Rd \oplus Rd$		1
NS	Set Register	T. Control of the con	Z,N,V	1
NS	•	$Rd \leftarrow \$FF$	None	1
		•	•	
	Relative Jump	PC ← PC + k + 1	None	2
	Indirect Jump to (Z)	PC ← Z	None	2
	Relative Subroutine Call	PC ← PC + k + 1	None	3
	Indirect Call to (Z)	PC ← Z	None	3
	Subroutine Return	PC ← STACK	None	4
	Interrupt Return	PC ← STACK	1	4
?r	Compare, Skip if Equal	if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
r. Rr	Compare	Rd – Rr	Z, N,V,C,H	1
Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
<u> </u>	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
	Skip if Bit in Register Cleared Skip if Bit in Register is Set	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
1		( , , ,		1/2/3
				1/2/3
		, , ,		1/2
				1/2
				1/2
		,		1/2
	*			1/2
	Branch if Carry Cleared	, ,		1/2
	Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
	Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
	Branch if Minus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	Branch if Less Than Zero, Signed	if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1	None	1/2
				1/2
				1/2
	, ,			1/2
				1/2
				1/2
				1/2
	ĕ	,		
	· ·	,		1/2
		Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	Skip if Bit in I/O Register is Set  Branch if Status Flag Set  Branch if Status Flag Cleared  Branch if Status Flag Cleared  Branch if Equal  Branch if Equal  Branch if Not Equal  Branch if Carry Set  Branch if Carry Cleared  Branch if Same or Higher  Branch if Minus  Branch if Minus  Branch if Greater or Equal, Signed  Branch if Less Than Zero, Signed  Branch if Half Carry Flag Cleared  Branch if T Flag Set  Branch if T Flag Cleared  Branch if T Flag Cleared  Branch if T Flag Cleared  Branch if T Flag Set  Branch if Overflow Flag is Cleared  If ( $(P(b)=1)$ PC $\leftarrow$ PC + 2 or 3  If (SREG(s) = 1) then PC $\leftarrow$ PC+k+1  If (SREG(s) = 0) then PC $\leftarrow$ PC + k+1  If (SREG(s) = 0) then PC $\leftarrow$ PC + k+1  If (Z = 0) then PC $\leftarrow$ PC + k+1  If (Z = 0) then PC $\leftarrow$ PC + k+1  If (C = 0) then PC $\leftarrow$ PC + k+1  If (C = 0) then PC $\leftarrow$ PC + k+1  If (C = 0) then PC $\leftarrow$ PC + k+1  If (N = 1) then PC $\leftarrow$ PC + k+1  If (N = 0) then PC $\leftarrow$ PC + k+1	Skip if Bit in I/O Register is Set  if $(P(b)=1)$ PC $\leftarrow$ PC + 2 or 3  None  Branch if Status Flag Set  if $(SREG(s)=1)$ then PC $\leftarrow$ PC+k+1  None  Branch if Status Flag Cleared  if $(SREG(s)=0)$ then PC $\leftarrow$ PC+k+1  None  Branch if Equal  if $(Z=1)$ then PC $\leftarrow$ PC + k+1  None  Branch if Not Equal  if $(Z=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Carry Set  if $(C=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Carry Cleared  if $(C=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Same or Higher  if $(C=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Lower  if $(C=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Minus  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Greater or Equal, Signed  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Half Carry Flag Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Half Carry Flag Cleared  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if T Flag Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if T Flag Cleared  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Overflow Flag is Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Overflow Flag is Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Overflow Flag is Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Overflow Flag is Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Overflow Flag is Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Overflow Flag is Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None  Branch if Overflow Flag is Set  if $(N=0)$ then PC $\leftarrow$ PC + k+1  None





# **Instruction Set Summary (Continued)**

Mnemonics	Operands	Description	Operation	Flags	#Clocks
DATA TRANSFE	R INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow RI$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr			None	2
ST	Z, Rr	Store Indirect with Displacement Store Indirect	$(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$	None	2
ST			$(Z) \leftarrow RI$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$		
	Z+, Rr	Store Indirect and Post-Inc.	* *	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
	ST INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	i	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS	<u> </u>	Clear Signed Test Flag	\$ ← 0	S	1
SEV	1	Set Twos Complement Overflow.	V ← 1	V	1
CLV	1	Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	V ← 0 T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
		Set Half Carry Flag in SREG			1
SEH	<u> </u>		H ← 1	H	
CLH		Clear Half Carry Flag in SREG	H ← 0	H	1
NOP	-	No Operation	(	None	1
SLEEP WDR		Sleep	(see specific descr. for Sleep function)	None	3
	İ.	Watchdog Reset	(see specific descr. for WDR/timer)	None	1

# **Ordering Information**


Power Supply	Speed (MHz)	Ordering Code	Package	Operation Range
2.7 - 6.0V	4	AT90LS2333-4AC AT90LS2333-4PC	32A 28P3	Commercial (0°C to 70°C)
		AT90LS2333-4AI AT90LS2333-4PI	32A 28P3	Industrial (-40°C to 85°C)
4.0 - 6.0V	8	AT90S2333-8AC AT90S2333-8PC	32A 28P3	Commercial (0°C to 70°C)
		AT90S2333-8AI AT90S2333-8PI	32A 28P3	Industrial (-40°C to 85°C)
2.7 - 6.0V	4	AT90LS4433-4AC AT90LS4433-4PC	32A 28P3	Commercial (0°C to 70°C)
		AT90LS4433-4AI AT90LS4433-4PI	32A 28P3	Industrial (-40°C to 85°C)
4.0 - 6.0V	8	AT90S4433-8AC AT90S4433-8PC	32A 28P3	Commercial (0°C to 70°C)
		AT90S4433-8AI AT90S4433-8PI	32A 28P3	Industrial (-40°C to 85°C)

Package Type					
28P3	28-lead, 0.300" Wide, Plastic Dual in Line Package (PDIP)				
32A	32-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				





# **Packaging Information**





## **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

## **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

# Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000

FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

#### © Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

