## Features


- Fast Read Access Time 70 ns
- Automatic Page Write Operation
  - Internal Address and Data Latches for 64 Bytes
  - Internal Control Timer
- Fast Write Cycle Times
  - Page Write Cycle Time: 3 ms or 10 ms Maximum
  - 1 to 64-Byte Page Write Operation
- Low Power Dissipation
  - 80 mA Active Current
  - 3 mA Standby Current
- <u>Hardware and Software Data Protection</u>
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
  - Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles
  - Data Retention: 10 Years
- Single 5V  $\pm$  10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges


## Description

The AT28HC256 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the AT28HC256 (continued)


## **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect





LCC. PLCC



26 🗆 A13

25 🗆 A8

23 🗆 A11

22 🗆 OE

20 🗆 CE

19 🛛 1/07

18 1/06

17 1/05

16 | 1/04

15 🗆 I/O3

24 🗆 A9

21 🗆 A10

A7 🗆 3

A6 🗆 4

A5 🗆 5

A4 🗆 6

A3 🗆 7

A2 🗆 8

A1 🗆 9

A0 🗖 10

1/00 🗖 11

1/01 🗖 12

1/02 1 13

GND 14

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	VCC	A9	A8
7	6		22	23
A3	A4		OE	A11
9	8		20	21
A1	A2		CE	A10
11	10	14	16	19
I/O0	A0	GND	/04	I/07
12	13	15	17	18
I/O1	I/O2	I/O3	/05	I/O6



256 (32K x 8) High Speed Parallel EEPROMs

# AT28HC256

Note: PLCC package pins 1 and 17 are DON'T CONNECT.



Rev. 0007G-10/98




offers access times to 70 ns with power dissipation of just 440 mW. When the AT28HC256 is deselected, the standby current is less than 5 mA.

The AT28HC256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the address and 1 to 64 bytes of data are internally latched, freeing the addresses and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of  $I/O_7$ . Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28HC256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.

### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## **Device Operation**

**READ:** The AT28HC256 is accessed like a Static RAM. When  $\overrightarrow{CE}$  and  $\overrightarrow{OE}$  are low and  $\overrightarrow{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either  $\overrightarrow{CE}$  or  $\overrightarrow{OE}$  is high. This dualline control gives designers flexibility in preventing bus contention in their system.

**BYTE WRITE:** A low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of  $t_{\text{WC}}$ , a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28HC256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150  $\mu$ s (t<sub>BLC</sub>) of the previous byte. If the t<sub>BLC</sub> limit is exceeded the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. That is, for each WE high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

**DATA POLLING:** The AT28HC256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on  $I/O_7$ . Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

**TOGGLE BIT:** In addition to DATA Polling the AT28HC256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in  $I/O_6$  toggling between one and zero. Once the write has completed,  $I/O_6$  will stop toggling and valid data will be read. Testing the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes to any 5-volt-only nonvolatile memory may

occur during transition of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

**HARDWARE PROTECTION:** Hardware features protect against inadvertent writes to the AT28HC256 in the following ways: (a)  $V_{CC}$  sense—if  $V_{CC}$  is below 3.8V (typical) the write function is inhibited; (b)  $V_{CC}$  power-on delay—once  $V_{CC}$  has reached 3.8V the device will automatically time out 5 ms typical) before allowing a write; (c) write inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; and (d) noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

**SOFTWARE DATA PROTECTION:** A software controlled data protection feature has been implemented on the AT28HC256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28HC256 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after  $t_{WC}$  the entire AT28HC256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28HC256. This is done by preceding the data to be written by the same 3-byte command sequence.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28HC256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. It should also be noted that the data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the three byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , read operations will effectively be polling operations.

**DEVICE IDENTIFICATION:** An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.





## **DC and AC Operating Range**

		AT28HC256-70	AT28HC256-90	AT28HC256-12
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.		-55°C - 125°C	-55°C - 125°C
V <sub>CC</sub> Power Supply	·	$5V\pm10\%$	5V ± 10%	5V ± 10%

# **Operating Modes**

Mode	CE	ŌĒ	WE	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>
Write <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	High Z
Write Inhibit	Х	Х	V <sub>IH</sub>	
Write Inhibit	Х	V <sub>IL</sub>	Х	
Output Disable	Х	V <sub>IH</sub>	Х	High Z
Chip Erase	V <sub>IL</sub>	V <sub>H</sub> <sup>(3)</sup>	V <sub>IL</sub>	High Z

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to AC Programming Waveforms.

3.  $V_{H} = 12.0V \pm 0.5V$ .


## **DC** Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μA
I <sub>SB1</sub> V <sub>CC</sub> Standby Current TTL		AT28HC256-90, -12		3	mA	
	$\overline{CE} = 2.0V \text{ to } V_{CC} + 1V$ AT28HC256-70		60	mA		
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = -3.0V$ to $V_{CC} + 1V$	AT28HC256-90, -12		300	μA
I <sub>cc</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA			80	mA
V <sub>IL</sub>	Input Low Voltage				0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 6.0 mA			0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4 mA		2.4		V

## **AC Read Characteristics**


		AT28HC256-70		AT28C256-90		AT28HC256-12			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
t <sub>ACC</sub>	Address to Output Delay		70		90		120	ns	
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		70		90		120	ns	
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	35	0	40	0	50	ns	
$t_{DF}^{(3)(4)}$	CE or OE to Output Float	0	35	0	40	0	50	ns	
t <sub>OH</sub>	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns	

## AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - 2.  $\overline{OE}$  may be delayed up to  $t_{CE} t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC} t_{OE}$  after an address change without impact on  $t_{ACC}$ .
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
  - 4. This parameter is characterized and is not 100% tested.

### Input Test Waveforms and Measurement Level



## **Output Test Load**



## **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Write Characteristics**

Symbol	Parameter	Min	Мах	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>cs</sub>	Chip Select Set-up Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	100		ns
t <sub>DS</sub>	Data Set-up Time	50		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	0		ns
t <sub>DV</sub>	Time to Data Valid	NR <sup>(1)</sup>		


Note: 1. NR = No Restriction.

## **AC Write Waveforms**

## WE Controlled



## **CE** Controlled




# AT28HC256

## **Page Mode Write Characteristics**

Symbol	Parameter		Min	Тур	Max	Units
	Milita Quala Tirra	AT28HC256		5	10	ms
t <sub>WC</sub>	Write Cycle Time	AT28HC256F		2	3.0	ms
t <sub>AS</sub>	Address Set-up Time		0			ns
t <sub>AH</sub>	Address Hold Time		50			ns
t <sub>DS</sub>	Data Set-up Time		50			ns
t <sub>DH</sub>	Data Hold Time		0			ns
t <sub>WP</sub>	Write Pulse Width		100			ns
t <sub>BLC</sub>	Byte Load Cycle Time				150	μs
t <sub>WPH</sub>	Write Pulse Width High		50			ns

# Page Mode Write Waveforms<sup>(1)(2)</sup>



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).


2.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.

## **Chip Erase Waveforms**

 $t_s = t_H = 5 \ \mu sec \ (min.)$ 


 $t_{W} = 10 \text{ msec (min.)}$ 

 $V_{\rm H}=12.0V\pm0.5V$ 






### **Software Data Protection** Enable Algorithm<sup>(1)</sup>



- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.

1.

# Software Protected Write Cycle Waveforms<sup>(1)(2)</sup>



- Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.
  - 2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

AT28HC256

### **Software Data Protection Disable Algorithm**<sup>(1)</sup>

LOAD LAST BYTE то

LAST ADDRESS


## **Data Polling Characteristics**<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	0			ns
t <sub>OEH</sub>	OE Hold Time	0			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Data Polling Waveforms**




## **Toggle Bit Characteristics**<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Toggle Bit Waveforms**





Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.











t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	<b>Operation Range</b>
70	80	60	AT28HC256(E,F)-70JC	32J	Commercial
			AT28HC256(E,F)-70PC	28P6	(0°C to 70°C)
		0.3	AT28HC256(E,F)-70JI	32J	Industrial
			AT28HC256(E,F)-70PI	28P6	(-40°C to 85°C)
90	80	0.3	AT28HC256(E,F)-90JC	32J	Commercial
			AT28HC256(E,F)-90PC	28P6	(0°C to 70°C)
		-	AT28HC256(E,F)-90JI	32J	Industrial
			AT28HC256(E,F)-90PI	28P6	(-40°C to 85°C)
	80	0.3	AT28HC256(E,F)-90DM/883	28D6	Military/883C
			AT28HC256(E,F)-90FM/883	28F	Class B, Fully Compliant
			AT28HC256(E,F)-90LM/883	32L	(-55°C to 125°C)
			AT28HC256(E,F)-90UM/883	28U	
120	80	0.3	AT28HC256(E,F)-12JC	32J	Commercial
			AT28HC256(E,F)-12PC	28P6	(0°C to 70°C)
			AT28HC256(E,F)-12SC	28S	
			AT28HC256(E,F)-12TC	28T	
	80	0.3	AT28HC256(E,F)-12JI	32J	Industrial
			AT28HC256(E,F)-12PI	28P6	(-40°C to 85°C)
			AT28HC256(E,F)-12SI	28S	
			AT28HC256(E,F)-12TI	28T	
	80	0.3	AT28HC256(E,F)-12DM/883	28D6	Military/883C
			AT28HC256(E,F)-12FM/883	28F	Class B, Fully Compliant
			AT28HC256(E,F)-12LM/883	32L	(-55°C to 125°C)
			AT28HC256(E,F)-12UM/883	28U	

# Ordering Information<sup>(1)</sup>

Package Type				
28D6	28-Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)			
28F	28-Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)			
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)			
32L	32-Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)			
28P6	28-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
28S	28-Lead, 0.300" Wide Plastic Gull Wing Small Outline (SOIC)			
28T	28-Lead, Plastic Thin Small Outline Package (TSOP)			
28U	28-Pin, Ceramic Pin Grid Array (PGA)			
W	Die			
	Options			
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms			
E	High Endurance Option: Endurance = 100K Write Cycles			
F	Fast Write Option: Write Time = 3 ms			





······································					
t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
90	80	0.3	5962-88634 03 UX	28U	Military/883C
			5962-88634 03 XX	28D6	Class B, Fully Compliant
			5962-88634 03 YX	32L	(-55°C to 125°C)
			5962-88634 03 ZX	28F	
	80	0.3	5962-88634 04 UX	28U	Military/883C
			5962-88634 04 XX	28D6	Class B, Fully Compliant
			5962-88634 04 YX	32L	(-55°C to 125°C)
			5962-88634 04 ZX	28F	
120	80	0.3	5962-88634 01 UX	28U	Military/883C
			5962-88634 01 XX	28D6	Class B, Fully Compliant
			5962-88634 01 YX	32L	(-55°C to 125°C)
			5962-88634 01 ZX	28F	
	80	0.3	5962-88634 02 UX	28U	Military/883C
			5962-88634 02 XX	28D6	Class B, Fully Compliant
			5962-88634 02 YX	32L	(-55°C to 125°C)
			5962-88634 02 ZX	28F	

# **Ordering Information**<sup>(1)</sup> (Continued)

Note: 1. See Valid Part Numbers table on next page.

Package Type				
28D6	28-Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)			
28F	28-Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)			
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)			
32L	32-Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)			
28P6	28-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
28S	28-Lead, 0.300" Wide Plastic Gull Wing Small Outline (SOIC)			
28T	28-Lead, Plastic Thin Small Outline Package (TSOP)			
28U	28-Pin, Ceramic Pin Grid Array (PGA)			
W	Die			
	Options			
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms			
E	High Endurance Option: Endurance = 100K Write Cycles			
F	Fast Write Option: Write Time = 3 ms			

# AT28HC256

## **Ordering Information Note**

Previous data sheets included the low power suffixes L, LE and LF on the At28HC256 for 120 ns and 90 ns speeds. The low power parameters are now standard; therefore, the L, LE and LF suffixes are no longer required.

## Valid Part Numbers

The following table lists standard Atmel products that can be ordered:

Device Numbers	Speed	Package and Temperature Combinations
AT28HC256	70	JC, JI, PC, PI
AT28HC256	90	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256E	90	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256F	90	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256	12	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256E	12	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256F	12	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883


## **Die Products**

Reference Section: Parallel EEPROM Die Products






## **Packaging Information**



AT28HC256

## **Packaging Information**







### **Atmel Headquarters**

#### Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131

TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686677 FAX (44) 1276-686697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon, Hong Kong TEL (852) 27219778 FAX (852) 27221369

#### Japan

Atmel Japan K.K. Tonetsu Shinkawa Bldg., 9F 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

### **Atmel Operations**

#### Atmel Colorado Springs

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

#### Atmel Rousset

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4 42 53 60 00 FAX (33) 4 42 53 60 01

#### Fax-on-Demand

North America: 1-(800) 292-8635 International: 1-(408) 441-0732

*e-mail* literature@atmel.com

*Web Site* http://www.atmel.com

**BBS** 1-(408) 436-4309

#### © Atmel Corporation 1998.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's website. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

