Features

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V \pm 10% Supply Range

- Pin Compatible with JEDEC Standard AT27C4096
- Low Power CMOS Operation

20 $\,\mu$ A max. (less than 1 $\,\mu$ A typical) Standby for V_{CC} = 3.6V 29 mW max. Active at 5 MHz for V_{CC} = 3.6V

JEDEC Standard Surface Mount Packages

44-Lead PLCC

40-Lead TSOP (10 x 14mm)

High Reliability CMOS Technology

2,000V ESD Protection

200 mA Latchup Immunity

- Rapid[™] Programming algorithm 100 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs

JEDEC Standard for LVTTL and LVBO

- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27BV4096 is a high performance, low power, low voltage 4,194,304 bit one-time programmable read only memory (OTP EPROM) organized as 256K by 16 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation. The by-16 organization makes this part ideal for portable and handheld 16 and 32 bit microprocessor based systems using either regulated or unregulated battery power.


(continued)

Pin Configurations

Pin Name	Function
A0 - A17	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌE	Output Enable
NC	No Connect

Note: Both GND pins must be connected.

PLCC Top View



TSOP Top View **Type 1**

A9 A10 =	\bigcirc	1 2	40	39	Ì.	A8	GND
A11 A12	Ĭ	3 2	38		Ē	A6	A7
A13 🗆	4	5	36	37	Ĕ		A5
A15 A14 E	6	7	34	35	Ĕ	A4	АЗ
A17 NC	8	9	32	33	B	A2	A1
VPP —	10	11	30	31	В	A0	ŌĒ
CE 🛚	12			29	k	00	
015 014	14	13	28	27	Ē	O2	01
013 012	16	15	26	25	Ĕ	O4	О3
011 010 1	18		24	23	B	O6	O5
O9 O8 =	20	19	22	21	ļ	GND	07

Note: 1. PLCC package pins 1 and 23 are DON'T CONNECT.

4 Megabit
(256K x 16)
Unregulated
Battery-Voltage
High Speed
OTP
CMOS EPROM

0640A





Description (Continued)

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At $V_{CC}=2.7V$, any word can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and $V_{CC}=3V$, the AT27BV4096 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1 μ A at 3V. The AT27BV4096 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV4096 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV4096 operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V_{CC} = 5.0V. At V_{CC} = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV4096 has additional features to ensure high quality and efficient production use. The Rapid[™] Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV4096 programs exactly the same way as a standard 5V AT27C4096 and uses the same programming equipment.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is $V_{CC} + 0.75V$ dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	Ai	V _{PP}	Vcc	Outputs
Read (2)	VIL	VIL	Ai	X ⁽¹⁾	Vcc (2)	Роит
Output Disable (2)	Х	ViH	Х	Х	Vcc (2)	High Z
Standby (2)	VIH	Х	Х	X ⁽⁵⁾	Vcc (2)	High Z
Rapid Program (3)	VIL	VIH	Ai	Vpp	Vcc (3)	DIN
PGM Verify (3)	VIH	VIL	Ai	V _{PP}	V _{CC} (3)	Dout
PGM Inhibit (3)	VIH	V_{IH}	Χ	V_{PP}	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	A9 = V _H ⁽⁴⁾ A0 = V _{IH} or V _{IL} A1 - A17 = V _{IL}	Vcc	V _{CC} ⁽³⁾	Identification Code

Notes: 1. X can be V_{IL} or V_{IH}.

- 2. Read, output disable, and standby modes require, $2.7V \le V_{CC} \le 3.6V$, or $4.5V \le V_{CC} \le 5.5V$.
- Refer to Programming Characteristics. Programming modes require V_{CC} = 6.5V.
- 4. $V_H = 12.0 \pm 0.5 V$.
- 5. Two identifier words may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.





DC and AC Operating Conditions for Read Operation

		AT27BV4096				
		-12	-15			
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C			
	Ind.	-40°C - 85°C	-40°C - 85°C			
V . D 0 !		2.7V - 3.6V	2.7V - 3.6V			
Vcc Power Supply		5V ± 10%	5V ± 10%			

= Preliminary Information

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V _{CC} = 2	.7V to 3.6V				
ILI	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μΑ
ILO	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μΑ
I _{PP1} (2)	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μΑ
ISB	V _{CC} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
ISB	vec Standby Suitem	I _{SB2} (TTL), $\overline{CE} = 2.0$ to V _{CC} + 0.5V		100	μΑ
Icc	Vcc Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} =$	3.6V	8	mA
\/	Input Low Voltage	V _{CC} = 3.0 to 3.6V	-0.6	0.8	V
V _{IL} Input Low Voltage		V _{CC} = 2.7 to 3.6V	-0.6	0.2 x Vcc	V
\/	Innut Lligh Voltage	V _{CC} = 3.0 to 3.6V	2.0	V _{CC} + 0.5	V
VIH	Input High Voltage	V _{CC} = 2.7 to 3.6V	0.7 x V _{CC}	V _{CC} + 0.5	V
		I _{OL} = 2.0 mA		0.4	V
VoL	Output Low Voltage	I _{OL} = 100 μA		0.2	V
		I _{OL} = 20 μA		0.1	V
		I _{OH} = -2.0 mA	2.4		V
Vон	Output High Voltage	IOH = -100 μA	Vcc - 0.2		V
		I _{OH} = -20 μA	V _{CC} - 0.1		V
$V_{CC} = 4$.5V to 5.5V				
ILI	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μΑ
ILO	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μΑ
I _{PP1} (2)	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μΑ
lon	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3\text{V}$		100	μΑ
I _{SB}	VCC ** Standby Current	I _{SB2} (TTL), $\overline{\text{CE}}$ = 2.0 to V _{CC} + 0.5V		1	mA
Icc	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		40	mΑ
VIL	Input Low Voltage		-0.6	8.0	V
ViH	Input High Voltage		2.0	Vcc + 0.5	V
VoL	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
Voн	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP}, and removed simultaneously with or after V_{PP}

^{2.} V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.


AC Characteristics for Read Operation ($V_{CC} = 2.7V$ to 3.6V and 4.5V to 5.5V)

				AT27BV4096			
				-12	-15		
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t _{ACC} (3)	Address to Output Delay	CE = OE = V _{IL}		120		150	ns
t _{CE} (2)	CE to Output Delay	$\overline{OE} = V_{IL}$		120		150	ns
toE (2, 3)	OE to Output Delay	$\overline{CE} = V_{IL}$		35		50	ns
t _{DF} (4, 5)	OE or CE High to Output Fl	OE or CE High to Output Float, whichever occurred first				40	ns
tOH	Output Hold from Address, Output Hold from Address from A	CE or OE,	0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information

AC Waveforms for Read Operation (1)




Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. OE may be delayed up to tCE tOE after the falling edge of CE without impact on tCE.
- 3. OE may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC}.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven
- 6. When reading a 27BV4096, a 0.1 μ F capacitor is required across V_{CC} and ground to supress spurious voltage transients.






Input Test Waveforms and Measurement Levels



Output Test Load




Note: CL = 100 pF including jig capacitance.

Pin Capacitance $(f = 1 \text{ MHz T} = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions	
C _{IN}	4	10	pF	$V_{IN} = 0V$	
Соит	8	12	pF	$V_{OUT} = 0V$	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .

- 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV4096 a 0.1 μ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

TA = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V

			L		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
VIL	Input Low Level		-0.6	8.0	V
VIH	Input High Level		2.0	V _{CC} + 0.1	V
V _{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
VoH	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		V
ICC2	V _{CC} Supply Current (Program and Verify)			50	mA
I _{PP2}	V _{PP} Supply Current	CE = V _{IL}		30	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V





AC Programming Characteristics

TA = $25 \pm 5^{\circ}$ C, V_{CC} = 6.5 ± 0.25 V, V_{PP} = 13.0 ± 0.25 V

0	Tool	Lin	nits	l lm!4a
Sym- bol	Test Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
t _{DS}	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
t _{DFP}	OE High to Out- put Float Delay (2)	0	130	ns
t _{VPS}	V _{PP} Setup Time	2		μS
tvcs	V _{CC} Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	47.5	52.5	μS
toE	Data Valid from OE		150	ns
tprt	V _{PP} Pulse Rise Time During Programming	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 9	10%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

- Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after VPP.
 - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
 - 3. Program Pulse width tolerance is 50 μ sec \pm 5%.

Atmel's 27BV4096 Integrated Product Identification Code (1)


		Pins								Hex	
Codes	A0	015-08	07	O6	O5	04	О3	02	01	O0	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	0	0	00F4

Note:

1. The AT27BV4096 has the same Product Identification Code as the AT27C4096. Both are programming compatible.

Rapid Programming Algorithm

A 50 μs CE pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 50 us CE pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 µs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and VCC to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



Ordering Information

tacc (ns)	Icc (mA)		Ordering Code	Dookogo	Operation Bongs
	Active	Standby	Ordering Code	Package	Operation Range
120	8	0.02	AT27BV4096-12JC AT27BV4096-12VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-12JI AT27BV4096-12VI	44J 40V	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV4096-15JC AT27BV4096-15VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-15JI AT27BV4096-15VI	44J 40V	Industrial (-40°C to 85°C)



Package Type				
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm			

