

### STRH8N10

# Rad-Hard N-channel 100 V, 6 A Power MOSFET

#### **Features**

V <sub>DSS</sub>	I <sub>D</sub>	R <sub>DS(on)</sub>	$Q_g$
100 V	6 A	0.30 Ω	22 nC

- Fast switching
- 100% avalanche tested
- Hermetic package
- 70 krad TID
- SEE radiation hardened

### **Applications**

- Satellite
- High reliability



This N-channel Power MOSFET is developed with STMicroelectronics unique STripFET<sup>™</sup> process. It has specifically been designed to sustain high TID and provide immunity to heavy ion effects.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	ESCC part number	Quality level	Package	Lead finish	Mass (g)	Temp. range	EPPL
STRH8N10N1	-	Engineering model	TO-39	Gold	1.2	-55 to 150°C	-
STRH8N10NG	TBD	ESCC flight					Target

Note: Contact ST sales office for information about the specific conditions for product in die form and for other packages.

Contents STRH8N10

### **Contents**

1	Electrical ratings 3
2	Electrical characteristics 5
	2.1 Pre-irradiation
3	Radiation characteristics 7
4	Electrical characteristics (curves)
5	Test circuit
6	Package mechanical data
7	Order codes
В	Revision history

STRH8N10 Electrical ratings

### 1 Electrical ratings

(T<sub>C</sub> = 25°C unless otherwise specified)

Table 2. Absolute maximum ratings (pre-irradiation)

Symbol	Parameter	Value	Unit
V <sub>DS</sub> <sup>(1)</sup>	Drain-source voltage (V <sub>GS</sub> = 0)	100	V
V <sub>GS</sub> <sup>(2)</sup>	Gate-source voltage	±20	٧
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>C</sub> = 25°C	6	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100°C	4.1	Α
I <sub>DM</sub> <sup>(4)</sup>	Drain current (pulsed)	24	Α
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25°C	25	W
dv/dt <sup>(5)</sup>	Peak diode recovery voltage slope	6.4	V/ns
T <sub>stg</sub>	Storage temperature	-55 to 150	°C
T <sub>j</sub>	Max. operating junction temperature	150	°C

- 1. This rating is guaranteed @  $T_J > 25$  °C (see Figure 10: Normalized BV<sub>DSS</sub> vs temperature).
- 2. This value is guaranteed over the full range of temperature.
- 3. Rated according to the Rthj-case + Rthc-s.
- 4. Pulse width limited by safe operating area.
- 5.  $I_{SD} \leq 6 \text{ A, di/dt } \leq 1060 \text{ A/}\mu\text{s, } V_{DD} = 80\% \ V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	5.0	°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	4	Α
E <sub>AS</sub> <sup>(1)</sup>	Single pulse avalanche energy (starting Tj=25°C, Id=lar, Vdd=50V)	457	mJ
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj=110°C, Id=Iar, Vdd=50V)	134	mJ

Electrical ratings STRH8N10

Table 4. Avalanche characteristics (continued)

Symbol	Parameter	Value	Unit
E <sub>AR</sub>	Repetitive avalanche (Vdd = 50 V, $I_{AR}$ = 4 A, f = 100 KHz, $T_{J}$ = 25 °C, duty cycle = 10%)	4.3	mJ
E <sub>AR</sub>	Repetitive avalanche (Vdd = 50 V, $I_{AR}$ = 4 A, f = 100 KHz, $T_{J}$ = 110 °C, duty cycle = 10%)	1.4	mJ

<sup>1.</sup> Maximum rating value.

### 2 Electrical characteristics

 $(T_{CASE} = 25^{\circ}C \text{ unless otherwise specified}).$ 

### 2.1 Pre-irradiation

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Zaro goto voltago droin	100% BV <sub>Dss</sub>			1	mA
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	80% BV <sub>Dss</sub>			10	μA
	( do /	80% BV <sub>Dss</sub> , T <sub>C</sub> = 125 °C			100	μΛ
		V <sub>GS</sub> = 20 V			100	
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = -20 V V <sub>GS</sub> = 20 V <sub>,</sub> T <sub>C</sub> = 125 °C	-100		200	nA
		$V_{GS} = -20 V_{,} T_{C} = 125 ^{\circ}C$	-200			
		$V_{DS} = V_{GS}$ , $I_D = 1mA$	2		4.5	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{mA}$ , $T_C = 125 ^{\circ}\text{C}$	1.5		3.7	V
		$V_{DS} = V_{GS}$ , $I_D = 1 \text{mA}$ , $T_C = -55 ^{\circ}\text{C}$	2.1		5.5	
	Static drain-source on	V <sub>GS</sub> = 12 V, I <sub>D</sub> = 4 A			0.30	
R <sub>DS(on)</sub>	resistance	$V_{GS} = 12 \text{ V, } I_D = 4 \text{ A,}$ $T_C = 125 \text{ °C}$			0.72	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub> C <sub>oss</sub> <sup>(1)</sup> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS}$ = 25 V, f=1 MHz, $V_{GS}$ =0V	527 76 31	659 95 39	791 114 47	pF pF pF
C <sub>oss eq.</sub> <sup>(1)</sup>	Equivalent output capacitance (2)	V <sub>DD</sub> = 80 V, V <sub>GS</sub> =0V		162		pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-to-source charge Gate-to-drain ("Miller") charge	$V_{DD} = 50 \text{ V}, I_{D} = 4 \text{ A},$ $V_{GS} = 12 \text{ V}$	15 3 4	18.5 4 5.5	22 5 7	nC nC nC
R <sub>G</sub> <sup>(3)</sup>	Gate input resistance	f=1MHz gate DC bias=0 test signal level=20mV open drain		1.6		Ω

<sup>1.</sup> This value is guaranteed over the full range of temperature.

<sup>2.</sup> This value is defined as the ratio between the  $\mathbf{Q}_{\mathrm{oss}}$  and the voltage value applied.

<sup>3.</sup> Not tested, guaranteed by process.

Electrical characteristics STRH8N10

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t <sub>d(on)</sub>	Turn-on delay time		6	10.5	15	ns
t <sub>r</sub>	Rise time	$V_{DD} = 50 \text{ V}, I_{D} = 4 \text{ A},$	4	10.5	17	ns
t <sub>d(off)</sub>	Turn-off-delay time	$R_G = 4.7 \Omega$ , $V_{GS} = 12 V$	13	21.5	30	ns
t <sub>f</sub>	Fall time		3	5.5	8	ns

Table 8. Source drain diode<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current Source-drain current (pulsed)				6 24	A A
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS} = 0$ $I_{SD} = 8 \text{ A}, V_{GS} = 0,$ $T_{C} = 125 \text{ °C}$			1.5 1.275	V
t <sub>rr</sub> <sup>(4)</sup> Q <sub>rr</sub> <sup>(4)</sup> I <sub>RRM</sub> <sup>(4)</sup>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 8 \text{ A, di/dt} = 100$ A/ $\mu$ s $V_{DD} = 17 \text{ V, Tj} = 25 ^{\circ}\text{C}$	196	245 1.2 10	294	ns μC A
t <sub>rr</sub> <sup>(4)</sup> Q <sub>rr</sub> <sup>(4)</sup> I <sub>RRM</sub> <sup>(4)</sup>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 8 \text{ A},$ di/dt = 100 A/ $\mu$ s, V <sub>DD</sub> = 17 V, Tj = 150 °C	282	352 1.7 10.5	422	ns μC Α

<sup>1.</sup> Refer to the Figure 16: Source drain diode.

<sup>2.</sup> Pulse width limited by safe operating area.

<sup>3.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

<sup>4.</sup> Not tested in production, guaranteed by process.

#### 3 Radiation characteristics

The technology of the STMicroelectronics rad-hard Power MOSFETs is extremely resistant to radiative environments. Every manufacturing lot is tested for total ionizing dose, according to the ESCC 22900 specification window 1, using the TO-39 package. Both pre-irradiation and post-irradiation performances are tested and specified using the same circuitry and test conditions in order to provide a direct comparison.

 $(T_{amb} = 22 \pm 3 \, ^{\circ}C \text{ unless otherwise specified}).$ 

#### Total dose radiation (TID) testing

One bias conditions using the TO-39 package:

V<sub>GS</sub> bias: + 15 V applied and V<sub>DS</sub>= 0 V during irradiation

The following parameters are measured (see *Table 9*, *Table 10* and *Table 11*):

- before irradiation
- after irradiation
- after 24 hrs @ room temperature
- after 168 hrs @ 100 °C anneal

Table 9. Post-irradiation on/off states @  $T_J$ = 25 °C, (Co60  $\gamma$  rays 70 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values $\Delta$	Unit
I <sub>DSS</sub>	Zero gate voltage drain current $(V_{GS} = 0)$	80% BV <sub>Dss</sub>	+1	μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = 20 V V <sub>GS</sub> = -20 V	1.5 -1.5	nA
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	V <sub>GS</sub> = 0, I <sub>D</sub> = 1 mA	-25%	V
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	-60% / + 30%	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 4 A	±10%	Ω

Table 10. Dynamic post-irradiation @  $T_{J}$ = 25 °C, (Co60  $\gamma$  rays 70 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values $\Delta$	Unit
Qg	Total gate charge		-5% / + 40%	
Q <sub>gs</sub>	late-source charge $I_G = 0.2 \text{ mA}, V_{GS} = 12 \text{ V}, V_{DS} = 50 \text{ V}, I_{DS} = 4 \text{ A}$		±35%	nC
Q <sub>gd</sub>	Gate-drain charge		-5% / + 130%	

Radiation characteristics STRH8N10

Table 11. Source drain diode post-irradiation @  $T_J$ = 25 °C, (Co60  $\gamma$  rays 70 K Rad(Si))<sup>(1)</sup>

	Symbol	Parameter	Test conditions	Drift values $\Delta$ .	Unit
ĺ	V <sub>SD</sub> (2)	Forward on voltage	$I_{SD} = 8 A, V_{GS} = 0$	±2%	V

<sup>1.</sup> Refer to Figure 16.

#### Single event effect, SOA

The technology of the STMicroelectronics rad-hard Power MOSFETs is extremely resistant to heavy ion environment for single event effect according to MIL-STD-750E method 1080 (bias circuit in *Figure 3: Single event effect, bias circuit*) SEB and SEGR tests have been performed with a fluence of 3e+5 ions/cm<sup>2</sup>.

The accept/reject criteria are:

- SEB test: drain voltage checked, trigger level is set to V<sub>ds</sub> = 5 V. Stop condition: as soon as a SEB occurs or if the fluence reaches 3e+5 ions/cm<sup>2</sup>.
- SEGR test: the gate current is monitored every 100 ms. A gate stress is performed before and after irradiation. Stop condition: as soon as the gate current reaches 100 nA (during irradiation or during PIGS test) or if the fluence reaches 3e+5 ions/cm².

The results are:

- no SEB
- SEGR test produces the following SOA (see Table 12: Single event effect (SEE), safe operating area (SOA) and Figure 2: Single event effect, SOA)

Table 12. Single event effect (SEE), safe operating area (SOA)

lon	Lat (May//ma/am²)	Energy Rang		V <sub>DS</sub> (V)				
	Let (Mev/(mg/cm <sup>2</sup> )	(MeV) (μm)	@V <sub>GS</sub> =0	@V <sub>GS</sub> = -2 V	@V <sub>GS</sub> = -5 V	@V <sub>GS</sub> = -10 V	@V <sub>GS</sub> = -20 V	
Kr	32	768	94	100	80	60	30	10

<sup>2.</sup> Pulsed: pulse duration = 300 µs, duty cycle 1.5%





Figure 2. Single event effect, SOA





a. Bias condition during radiation refer to Table 12: Single event effect (SEE), safe operating area (SOA) .

### 4 Electrical characteristics (curves)

Figure 4. Safe operating area




Figure 5. Thermal impedance




Figure 6. Output characteristics




Figure 7. Transfer characteristics






Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations





0.9

0.8

-50

HV33240 V(BR)DSS RDS(on)  $V_{GS} = 0$ (norm)  $(m\Omega)$  $l_D=1mA$ 800 Vgs=12 V 1.2 700 600 1.1 500 400 1.0 300

Figure 10. Normalized BV<sub>DSS</sub> vs temperature Figure 11. Static drain-source on resistance

Figure 12. Normalized gate threshold voltage Figure 13. Normalized on resistance vs vs temperature temperature

0

50

100

TJ(°C)

igure 13. Normalized on resistance vs temperature

Vos(th) (norm)

1.1

1.0

0.9

0.8

0.7

-50


0

50

100

TJ(°C)


Figure 14. Source drain-diode forward characteristics



Test circuit STRH8N10


### 5 Test circuit

Figure 15. Switching times test circuit for resistive load <sup>(1)</sup>



1. Max driver  $V_{GS}$  slope = 1V/ns (no DUT)

Figure 16. Source drain diode



STRH8N10 Test circuit




Figure 17. Unclamped inductive load test circuit (single pulse and repetitive)

### 6 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

14/18 Doc ID 010029 Rev 2

Table 13. TO-39 mechanical data

Dim.		mm		Inch		
Dilli.	Min.	Тур.	Max.	Min.	Тур.	Max.
А	12.70		14.20	0.500		0.559
В	0.40		0.49	0.016		0.019
С	0.58		0.74	0.023		0.029
D	6.00		6.40	0.237		0.252
E	8.15		8.25	0.358		0.362
F	9.10	-	9.20	0.358	-	0.362
G	4.93		5.23	0.194		0.206
Н	0.85		0.95	0.033		0.037
I	0.75		0.85	0.029		0.033
L	42°		48°			

Figure 18. TO-39 drawing



Order codes STRH8N10

### 7 Order codes

Table 14. Ordering information

Order code	ESCC part number	Quality level	EPPL	Package	Lead finish	Marking	Packing
STRH8N10N1	-	Engineering model	-	TO-39	Gold	STRH8N10N1	Strip pack
STRH8N10NG	TBD	ESCC flight	Target			TBD	pack

Contact ST sales office for information about the specific conditions for products in die form and other package options.

STRH8N10 Revision history

## 8 Revision history

Table 15. Document revision history

Date	Revision	Changes
20-May-2011	1	First release.
09-Nov-2011	2	Updated dynamic values on <i>Table 6: Dynamic</i> , <i>Table 7: Switching times</i> .

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

18/18 Doc ID 010029 Rev 2