



## Rad-Hard P-channel 60 V, 30 A Power MOSFET

Datasheet — production data

### Features

$V_{BDSS}$	$I_D$	$R_{DS(on)}$	$Q_g$
60 V	30 A	36 mOhm	43 nC

- Fast switching
- 100% avalanche tested
- Hermetic package
- 70 krad TID
- SEE radiation hardened

### Applications

- Satellite
- High reliability

### Description

This N-channel Power MOSFET is developed with STMicroelectronics unique STripFET™ process. It has specifically been designed to sustain high TID and provide immunity to heavy ion effects.




Figure 1. Internal schematic diagram




Table 1. Device summary

Part numbers	ESCC part number	Quality level	Package	Lead finish	Mass (g)	Temp. range	EPPL
STRH40N6S1	-	Engineering model	SMD.5	Gold	2	-55 to 150°C	-
STRH40N6SG	TBD	ESCC flight					Target

**Note:** Contact ST sales office for information about the specific conditions for tape and reel, product in die form and other packages.

Contents

1      **Electrical ratings** ..... 3

2      **Electrical characteristics** ..... 5

3      **Radiation characteristics** ..... 7

4      **Electrical characteristics (curves)** ..... 10

5      **Test circuits** ..... 12

6      **Package mechanical data** ..... 13

7      **Order codes** ..... 14

8      **Revision history** ..... 15



# 1 Electrical ratings

( $T_C = 25\text{ °C}$  unless otherwise specified)

**Table 2. Absolute maximum ratings (pre-irradiation)**

Symbol	Parameter	Value	Unit
$V_{DS}^{(1)}$	Drain-source voltage ( $V_{GS} = 0$ )	60	V
$V_{GS}^{(2)}$	Gate-source voltage	$\pm 20$	V
$I_D^{(3)}$	Drain current (continuous) at $T_C = 25\text{ °C}$	30	A
$I_D^{(3)}$	Drain current (continuous) at $T_C = 100\text{ °C}$	19	A
$I_{DM}^{(4)}$	Drain current (pulsed)	120	A
$P_{TOT}^{(5)}$	Total dissipation at $T_C = 25\text{ °C}$	75	W
$P_{TOT}^{(3)}$	Total dissipation at $T_C = 25\text{ °C}$	66	W
$dv/dt^{(6)}$	Peak diode recovery voltage slope	2.5	V/ns
$T_{stg}$	Storage temperature	-55 to 150	°C
$T_j$	Max. operating junction temperature	150	°C

1. This rating is guaranteed @  $T_j \geq 25\text{ °C}$  (see [Figure 10: Normalized  \$BV\_{DSS}\$  vs temperature](#)).
2. This value is guaranteed over the full range of temperature.
3. Rated according to the  $R_{thj-case} + R_{thc-s}$
4. Pulse width limited by safe operating area
5. Rated according to the  $R_{thj-case}$
6.  $I_{SD} \leq 40\text{ A}$ ,  $di/dt \leq 1060\text{ A}/\mu\text{s}$ ,  $V_{DD} = 80\% V_{(BR)DSS}$

**Table 3. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	1.67	°C/W
$R_{thc-s}$	Case-to-sink	0.21	°C/W
$R_{thj-amb}^{(1)}$	Thermal resistance junction -amb	50	°C/W

1. When mounted on heat sink of  $300\text{ mm}^2$ ,  $t < 10\text{ sec}$

**Table 4. Avalanche characteristics**

Symbol	Parameter	Value	Unit
$I_{AR}$	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_j$ max)	15	A
$E_{AS}^{(1)}$	Single pulse avalanche energy (starting $T_j = 25\text{ °C}$ , $I_d = 20\text{ A}$ , $V_{dd} = 40\text{ V}$ )	354	mJ
$E_{AS}$	Single pulse avalanche energy (starting $T_j = 110\text{ °C}$ , $I_d = 20\text{ A}$ , $V_{dd} = 40\text{ V}$ )	105	

**Table 4. Avalanche characteristics (continued)**

Symbol	Parameter	Value	Unit
E <sub>AR</sub>	Repetitive avalanche (V <sub>dd</sub> = 50 V, I <sub>AR</sub> = 17.5 A, f = 10 KHz, T <sub>J</sub> = 25 °C, duty cycle = 50%)	20	mJ
	Repetitive avalanche (V <sub>dd</sub> = 40 V, I <sub>AR</sub> = 15 A, f = 100 KHz, T <sub>J</sub> = 25 °C, duty cycle = 10%)	1.3	
	Repetitive avalanche (V <sub>dd</sub> = 40 V, I <sub>AR</sub> = 15 A, f = 100 KHz, T <sub>J</sub> = 110 °C, duty cycle = 10%)	0.4	

1. Maximum rating value.

## 2 Electrical characteristics

( $T_C = 25\text{ }^\circ\text{C}$  unless otherwise specified).

Pre-irradiation

**Table 5. Pre-irradiation on/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	80% $BV_{DSS}$			10	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = 20\text{ V}$ $V_{GS} = -20\text{ V}$	-100		100	nA
$BV_{DSS}^{(1)}$	Drain-to-source breakdown voltage	$V_{GS} = 0, I_D = 1\text{ mA}$	60			V
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 1\text{ mA}$	2		4.5	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 12\text{ V}$ $I_D = 15\text{ A}$		0.036	0.045	$\Omega$

1. This rating is guaranteed @  $T_J \geq 25\text{ }^\circ\text{C}$  (see [Figure 10: Normalized  \$BV\_{DSS}\$  vs temperature](#)).

**Table 6. Pre-irradiation dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$ $C_{oss}^{(1)}$ $C_{rss}$	Input capacitance Output capacitance Reverse transfer capacitance	$V_{GS} = 0, V_{DS} = 25\text{ V},$ $f=1\text{ MHz}$	1312 281 111	1640 351 139	1968 421 167	pF pF pF
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total gate charge Gate-to-source charge Gate-to-drain ("Miller") charge	$V_{DD} = 30\text{ V}, I_D = 40\text{ A},$ $V_{GS}=12\text{ V}$	35 9 12	43 11 15	52 13 18	nC nC nC
$R_G^{(2)}$	Gate input resistance	$f=1\text{ MHz}$ Gate DC Bias=0 Test signal level=20 mV open drain	1.04	1.3	1.56	$\Omega$

1. This value is guaranteed over the full range of temperature.

2. Not tested, guaranteed by process.

**Table 7. Pre-irradiation switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30\text{ V}, I_D = 20\text{ A},$ $R_G = 4.7\text{ }\Omega, V_{GS} = 12\text{ V}$	13	17	21	ns
$t_r$	Rise time		26	59	92	ns
$t_{d(off)}$	Turn-off-delay time		18	33	48	ns
$t_f$	Fall time		7	11.5	16	ns

**Table 8. Pre-irradiation source drain diode<sup>(1)</sup>**

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$I_{SD}$	Source-drain current				30	A
$I_{SDM}^{(2)}$	Source-drain current (pulsed)				120	A
$V_{SD}^{(3)}$	Forward on voltage	$I_{SD} = 30\text{ A}$ , $V_{GS} = 0$		1.1		V
$t_{rr}^{(4)}$	Reverse recovery time	$I_{SD} = 40\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 48\text{ V}$ , $T_j = 25\text{ }^\circ\text{C}$	288	360	432	ns
$Q_{rr}^{(4)}$	Reverse recovery charge			3.3		$\mu\text{C}$
$I_{RRM}^{(4)}$	Reverse recovery current			18.2		A
$t_{rr}^{(4)}$	Reverse recovery time	$I_{SD} = 40\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 48\text{ V}$ , $T_j = 150\text{ }^\circ\text{C}$	352	440	529	ns
$Q_{rr}^{(4)}$	Reverse recovery charge			4.4		$\mu\text{C}$
$I_{RRM}^{(4)}$	Reverse recovery current			19.8		A

1. Refer to the [Figure 16: Source drain diode](#).
2. Pulse width limited by safe operating area.
3. Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle 1.5%
4. Not tested in production, guaranteed by process.

### 3 Radiation characteristics

The technology of the STMicroelectronics Rad-Hard Power MOSFETs is extremely resistant to radiative environments. Every manufacturing lot is tested for total ionizing dose (irradiation done according to the ESCC 22900 specification, window 1) using the TO-3 package. Both pre-irradiation and post-irradiation performances are tested and specified using the same circuitry and test conditions in order to provide a direct comparison.

( $T_{amb} = 22 \pm 3 \text{ }^{\circ}\text{C}$  unless otherwise specified).

#### Total dose radiation (TID) testing

One bias conditions using the TO-3 package:

- $V_{GS}$  bias: + 15 V applied and  $V_{DS} = 0 \text{ V}$  during irradiation

The following parameters are measured (see [Table 9](#), [Table 10](#) and [Table 11](#)):

- before irradiation
- after irradiation
- after 24 hrs @ room temperature
- after 168 hrs @ 100 °C anneal

**Table 9. Post-irradiation on/off states @  $T_J = 25 \text{ }^{\circ}\text{C}$ , (Co60  $\gamma$  rays 70 K Rad(Si))**

Symbol	Parameter	Test conditions	Drift values $\Delta$	Unit
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	80% $BV_{DSS}$	+20	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = 20 \text{ V}$ $V_{GS} = -20 \text{ V}$	1.5 -1.5	nA
$BV_{DSS}$	Drain-to-source breakdown voltage	$V_{GS} = 0$ , $I_D = 1 \text{ mA}$	-20%	V
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	-60% / +20%	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$ ; $I_D = 20 \text{ A}$	$\pm 10\%$	$\Omega$

**Table 10. Dynamic post-irradiation @  $T_J = 25 \text{ }^{\circ}\text{C}$ , (Co60  $\gamma$  rays 70 K Rad(Si))**

Symbol	Parameter	Test conditions	Drift values $\Delta$	Unit
$Q_g$	Total gate charge	$I_G = 1 \text{ mA}$ , $V_{GS} = 12 \text{ V}$ , $V_{DS} = 30 \text{ V}$ , $I_{DS} = 20 \text{ A}$	-5% / +50%	nC
$Q_{gs}$	Gate-source charge		$\pm 35\%$	
$Q_{gd}$	Gate-drain charge		-5% / +110%	

**Table 11. Source drain diode post-irradiation @  $T_J = 25\text{ }^{\circ}\text{C}$ , (Co60  $\gamma$  rays 70 K Rad(Si))<sup>(1)</sup>**

Symbol	Parameter	Test conditions	Drift values $\Delta$ .	Unit
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 40\text{ A}$ , $V_{GS} = 0$	$\pm 5\%$	V

1. Refer to [Figure 16](#).

2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

### Single event effect, SOA

The technology of the STMicroelectronics Rad-Hard Power MOSFETs is extremely resistant to heavy ion environment for single event effect (irradiation per MIL-STD-750E, method 1080 bias circuit in [Figure 3: Single event effect, bias circuit](#)) SEB and SEGR tests have been performed with a fluence of  $3\text{e}+5\text{ ions/cm}^2$ .

The accept/reject criteria are:

- SEB test: drain voltage checked, trigger level is set to  $V_{ds} = -5\text{ V}$ . Stop condition: as soon as a SEB occurs or if the fluence reaches  $3\text{e}+5\text{ ions/cm}^2$ .
- SEGR test: the gate current is monitored every 100 ms. A gate stress is performed before and after irradiation. Stop condition: as soon as the gate current reaches 100 nA (during irradiation or during PIGS test) or if the fluence reaches  $3\text{e}+5\text{ ions/cm}^2$ .

The results are:

- no SEB
- SEGR test produces the following SOA (see [Table 12: Single event effect \(SEE\), safe operating area \(SOA\)](#) and [Figure 2: Single event effect, SOA](#))

**Table 12. Single event effect (SEE), safe operating area (SOA)**

Ion	Let (Mev/(mg/cm <sup>2</sup> ))	Energy (MeV)	Range ( $\mu\text{m}$ )	$V_{DS}\text{ (V)}$				
				@ $V_{GS}=0$	@ $V_{GS}= -2\text{ V}$	@ $V_{GS}= -5\text{ V}$	@ $V_{GS}= -10\text{ V}$	@ $V_{GS}= -20\text{ V}$
Kr	32	768	94	60	48	39	27	15



Figure 2. Single event effect, SOA





Figure 3. Single event effect, bias circuit<sup>(a)</sup>



a. Bias condition during radiation refer to [Table 12: Single event effect \(SEE\), safe operating area \(SOA\)](#).

## 4 Electrical characteristics (curves)

Figure 4. Safe operating area




Figure 5. Thermal impedance




Figure 6. Output characteristics




Figure 7. Transfer characteristics




Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations




Figure 10. Normalized  $BV_{DSS}$  vs temperature

Figure 11. Static drain-source on resistance




Figure 12. Normalized gate threshold voltage vs temperature

Figure 13. Normalized on resistance vs temperature






Figure 14. Source drain-diode forward characteristics



## 5 Test circuits

Figure 15. Switching times test circuit for resistive load <sup>(1)</sup>



1. Max driver  $V_{GS}$  slope = 1V/ns (no DUT)

Figure 16. Source drain diode





Figure 17. Unclamped inductive load test circuit (single pulse and repetitive)




## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

**Table 13. SMD.5 mechanical data**

Dim.	mm			Inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.84	3.00	3.15	0.112	0.118	0.124
A1	0.25	0.38	0.51	0.010	0.015	0.020
b	7.13	7.26	7.39	0.281	0.286	0.291
b1	5.58	5.72	5.84	0.220	0.225	0.230
b2	2.28	2.41	2.54	0.090	0.095	0.100
b3	2.92	3.05	3.18	0.115	0.120	0.125
D	10.03	10.16	10.28	0.395	0.400	0.405
D1	0.76			0.030		0.685
E	7.39	7.52	7.64	0.291	0.296	0.301
e		1.91			0.075	

**Figure 18. TSMD.5 drawing**



## 7 Order codes

**Table 14. Ordering information**

Order codes	ESCC part number	Quality level	EPPL	Package	Lead finish	Marking	Packing
STRH40N6S1	-	Engineering model	-	SMD-0.5	Gold	STRH40N6FSY1 +BeO	Strip pack
STRH40N6SG	TBD	ESCC flight	Target			TBD	

Contact ST sales office for information about the specific conditions for tape and reel, product in die form and other packages.

## 8 Revision history

**Table 15. Document revision history**

Date	Revision	Changes
03-Jan-2011	1	First release.
25-Aug-2011	2	Updated order codes in <a href="#">Table 1: Device summary</a> and <a href="#">Table 14: Ordering information</a> . Minor text changes.
09-Nov-2011	3	Updated dynamic values on <a href="#">Table 7: Pre-irradiation switching times</a> . Document status changed from preliminary data to datasheet.
28-Mar-2012	4	Updated title in cover page.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)