


Features

- High-performance up to 48 MHz e200z0h CPU
 - 32-bit Power Architecture® technology CPU
 - Variable length encoding (VLE)
- Memory
 - Up to 256 KB Code Flash with ECC
 - Up to 64 (4x16) KB Data Flash with ECC
 - Up to 16 KB SRAM with ECC
- Interrupts
 - 16 priority levels
 - Non-maskable interrupt (NMI)
 - Up to 38 external interrupts incl. 18 wakeup lines
- 16-channel eDMA
- GPIOs: 45 (LQFP64), 79 (LQFP100)
- Timer units
 - 4-channel 32-bit periodic interrupt timers
 - 4-channel 32-bit system timer module
 - System watchdog timer
 - 32 bit real-time clock timer
- 16-bit counter time-triggered I/Os
 - Up to 28 channels with PWM/MC/IC/OC
 - 5 independent counters
 - 27 ch. with ADC trigger capability
- 12-bit analog-to-digital converter (ADC) with up to 33 channels
 - Up to 61 channels via external multiplexing
 - Individual conversion registers
 - Cross triggering unit (CTU)
- Dedicated diagnostic module for lighting
 - Advanced PWM generation
 - Time-triggered diagnostics
 - PWM-synchronized ADC measurements



- Communications interfaces
 - 1 FlexCAN interface (2.0B active) with 32 message buffers
 - 3 LINFlex/UART, 1 with DMA capability
 - 2 DSPI
- Clock generation
 - 4 to 16 MHz fast external crystal oscillator
 - 16 MHz fast internal RC oscillator
 - 128 kHz slow internal RC oscillator
 - Software-controlled FMPLL
 - Clock monitoring unit
- Exhaustive debugging capability
 - Nexus1 on all packages
 - Nexus2+ available on emulation device (SPC560B64B2-ENG)
- On-chip CAN/UART bootstrap loader
- Low power capabilities
 - Several low power mode configurations
 - Ultra-low power standby with RTC,SRAM and CAN monitoring
 - Fast wakeup schemes
- Single 5 V or 3.3 V supply
- Operates in ambient temperature range of -40 to 125 °C

Table 1. Device summary

Package	Part number	
	128 Kbyte code Flash	256 Kbyte code Flash
LQFP100	SPC560D30L3	SPC560D40L3
LQFP64	SPC560D30L1	SPC560D40L1

Contents

1	Introduction	6
1.1	Document overview	6
1.2	Description	6
2	Block diagram	8
3	Package pinouts and signal descriptions	11
3.1	Package pinouts	11
3.2	Pad configuration during reset phases	12
3.3	Voltage supply pins	12
3.4	Pad types	13
3.5	System pins	13
3.6	Functional ports	14
4	Electrical characteristics	26
4.1	Introduction	26
4.2	Parameter classification	26
4.3	NVUSRO register	27
4.3.1	NVUSRO[PAD3V5V] field description	27
4.3.2	NVUSRO[OSCILLATOR_MARGIN] field description	27
4.3.3	NVUSRO[WATCHDOG_EN] field description	27
4.4	Absolute maximum ratings	28
4.5	Recommended operating conditions	29
4.6	Thermal characteristics	31
4.6.1	Package thermal characteristics	31
4.6.2	Power considerations	32
4.7	I/O pad electrical characteristics	32
4.7.1	I/O pad types	32
4.7.2	I/O input DC characteristics	32
4.7.3	I/O output DC characteristics	34
4.7.4	Output pin transition times	36
4.7.5	I/O pad current specification	36
4.8	RESET electrical characteristics	40

4.9	Power management electrical characteristics	42
4.9.1	Voltage regulator electrical characteristics	42
4.9.2	Low voltage detector electrical characteristics	45
4.10	Power consumption	46
4.11	Flash memory electrical characteristics	47
4.11.1	Program/Erase characteristics	47
4.11.2	Flash power supply DC characteristics	49
4.11.3	Start-up/Switch-off timings	50
4.12	Electromagnetic compatibility (EMC) characteristics	50
4.12.1	Designing hardened software to avoid noise problems	50
4.12.2	Electromagnetic interference (EMI)	51
4.12.3	Absolute maximum ratings (electrical sensitivity)	51
4.13	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics ..	52
4.14	FMPPLL electrical characteristics	55
4.15	Fast internal RC oscillator (16 MHz) electrical characteristics	56
4.16	Slow internal RC oscillator (128 kHz) electrical characteristics	57
4.17	ADC electrical characteristics	58
4.17.1	Introduction	58
4.17.2	Input impedance and ADC accuracy	58
4.17.3	ADC electrical characteristics	63
4.18	On-chip peripherals	65
4.18.1	Current consumption	65
4.18.2	DSPI characteristics	67
4.18.3	JTAG characteristics	72
5	Package characteristics	73
5.1	ECOPACK®	73
5.2	Package mechanical data	73
5.2.1	LQFP100	73
5.2.2	LQFP64	75
6	Ordering information	76
Appendix A	Abbreviations	77
Revision history		79

List of tables

Table 2.	SPC560D30, SPC560D40 device comparison	6
Table 3.	SPC560D30, SPC560D40 series block summary	9
Table 4.	Voltage supply pin descriptions	13
Table 5.	System pin descriptions	14
Table 6.	Functional port pin descriptions	14
Table 7.	Parameter classifications	26
Table 8.	PAD3V5V field description	27
Table 9.	OSCILLATOR_MARGIN field description	27
Table 10.	WATCHDOG_EN field description	27
Table 11.	Absolute maximum ratings	28
Table 12.	Recommended operating conditions (3.3 V)	29
Table 13.	Recommended operating conditions (5.0 V)	30
Table 14.	LQFP thermal characteristics	31
Table 15.	I/O input DC electrical characteristics	33
Table 16.	I/O pull-up/pull-down DC electrical characteristics	34
Table 17.	SLOW configuration output buffer electrical characteristics	34
Table 18.	MEDIUM configuration output buffer electrical characteristics	35
Table 19.	Output pin transition times	36
Table 20.	I/O supply segment	36
Table 21.	I/O consumption	37
Table 22.	I/O weight	38
Table 23.	Reset electrical characteristics	41
Table 24.	Voltage regulator electrical characteristics	44
Table 25.	Low voltage detector electrical characteristics	46
Table 26.	Power consumption on VDD_BV and VDD_HV	46
Table 27.	Program and erase specifications (code flash)	48
Table 28.	Program and erase specifications (data flash)	48
Table 29.	Flash module life	48
Table 30.	Flash memory read access timing	49
Table 31.	Flash power supply DC electrical characteristics	49
Table 32.	Start-up time/Switch-off time	50
Table 33.	EMI radiated emission measurement	51
Table 34.	ESD absolute maximum ratings	52
Table 35.	Latch-up results	52
Table 36.	Crystal description	53
Table 37.	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics	54
Table 38.	FMPLL electrical characteristics	55
Table 39.	Fast internal RC oscillator (16 MHz) electrical characteristics	56
Table 40.	Slow internal RC oscillator (128 kHz) electrical characteristics	57
Table 41.	ADC input leakage current	63
Table 42.	ADC conversion characteristics	63
Table 43.	On-chip peripherals current consumption	65
Table 44.	DSPI characteristics	67
Table 45.	JTAG characteristics	72
Table 46.	LQFP100 mechanical data	74
Table 47.	LQFP64 mechanical data	75
Table 48.	Abbreviations	77
Table 49.	Document revision history	79

List of figures

Figure 1.	SPC560D30, SPC560D40 series block diagram	8
Figure 2.	LQFP100 pin configuration (top view)	11
Figure 3.	LQFP64 pin configuration (top view)	12
Figure 4.	Input DC electrical characteristics definition.....	33
Figure 5.	Start-up reset requirements	40
Figure 6.	Noise filtering on reset signal	41
Figure 7.	Voltage regulator capacitance connection	43
Figure 8.	Low voltage detector vs reset.....	45
Figure 9.	Crystal oscillator and resonator connection scheme	53
Figure 10.	Fast external crystal oscillator (4 to 16 MHz) timing diagram.....	54
Figure 11.	ADC characteristics and error definitions	58
Figure 12.	Input equivalent circuit (precise channels)	60
Figure 13.	Input equivalent circuit (extended channels)	60
Figure 14.	Transient behavior during sampling phase.....	61
Figure 15.	Spectral representation of input signal	62
Figure 16.	DSPI classic SPI timing – master, CPHA = 0	68
Figure 17.	DSPI classic SPI timing – master, CPHA = 1	68
Figure 18.	DSPI classic SPI timing – slave, CPHA = 0	69
Figure 19.	DSPI classic SPI timing – slave, CPHA = 1	69
Figure 20.	DSPI modified transfer format timing – master, CPHA = 0	70
Figure 21.	DSPI modified transfer format timing – master, CPHA = 1	70
Figure 22.	DSPI modified transfer format timing – slave, CPHA = 0	71
Figure 23.	DSPI modified transfer format timing – slave, CPHA = 1	71
Figure 24.	Timing diagram – JTAG boundary scan	72
Figure 25.	LQFP100 mechanical drawing	73
Figure 26.	LQFP64 mechanical drawing	75
Figure 27.	Ordering information scheme	76

1 Introduction

1.1 Document overview

This document describes the device features and highlights the important electrical and physical characteristics.

1.2 Description

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit), providing improved code density. It operates at speeds of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user's implementations.

The device platform has a single level of memory hierarchy and can support a wide range of on-chip static random access memory (SRAM) and internal flash memory.

Table 2. SPC560D30, SPC560D40 device comparison

Feature	Device			
	SPC560D30L1	SPC560D30L3	SPC560D40L1	SPC560D40L3
CPU	e200z0h			
Execution speed	Static – up to 48 MHz			
Code flash memory	128 KB		256 KB	
Data flash memory	64 KB (4 × 16 KB)			
SRAM	12 KB		16 KB	
eDMA	16 ch			
ADC (12-bit)	16 ch	33 ch	16 ch	33 ch
CTU	16 ch			
Total timer I/O ⁽¹⁾ eMIOs	14 ch, 16-bit	28 ch, 16-bit	14 ch, 16-bit	28 ch, 16-bit
– Type X ⁽²⁾	2 ch	5 ch	2 ch	5 ch
– Type Y ⁽³⁾	—	9 ch	—	9 ch
– Type G ⁽⁴⁾	7 ch	7 ch	7 ch	7 ch

Table 2. SPC560D30, SPC560D40 device comparison (continued)

Feature	Device			
	SPC560D30L1	SPC560D30L3	SPC560D40L1	SPC560D40L3
– Type H ⁽⁵⁾	4 ch	7 ch	4 ch	7 ch
SCI (LINFlex)	3			
SPI (DSPI)	2			
CAN (FlexCAN)	1			
GPIO ⁽⁶⁾	45	79	45	79
Debug	JTAG			
Package	LQFP64	LQFP100	LQFP64	LQFP100

1. Refer to eMIOS chapter of device reference manual for information on the channel configuration and functions.

2. Type X = MC + MCB + OPWMT + OPWMB + OPWFMB + SAIC + SAOC.

3. Type Y = OPWMT + OPWMB + SAIC + SAOC.

4. Type G = MCB + IPWM + IPM + DAOC + OPWMT + OPWMB + OPWFMB + OPWMCB + SAIC + SAOC.

5. Type H = IPWM + IPM + DAOC + OPWMT + OPWMB + SAIC + SAOC.

6. I/O count based on multiplexing with peripherals.

2 Block diagram

Figure 1 shows a top-level block diagram of the SPC560D30, SPC560D40 device series.

Figure 1. SPC560D30, SPC560D40 series block diagram




Table 3 summarizes the functions of all blocks present in the SPC560D30, SPC560D40 series of microcontrollers. Please note that the presence and number of blocks varies by device and package.

Table 3. SPC560D30, SPC560D40 series block summary

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 12-bit analog-to digital-converter
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via “n” programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
Frequency-modulated phase-locked loop (FMPPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller (JTAGC)	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Non-maskable interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection

Table 3. SPC560D30, SPC560D40 series block summary (continued)

Block	Function
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called “power domains” which are controlled by the PCU
Real-time counter (RTC)	Provides a free-running counter and interrupt generation capability that can be used for timekeeping applications
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.


3 Package pinouts and signal descriptions

3.1 Package pinouts


The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to [Table 6](#).

[Figure 2](#) shows the SPC560D30, SPC560D40 in the LQFP100 package.

Figure 2. LQFP100 pin configuration (top view)



[Figure 3](#) shows the SPC560D30, SPC560D40 in the LQFP64 package.

Figure 3. LQFP64 pin configuration (top view)

3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are forced to tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8] (ABS[0]) is pull-up.
- RESET pad is driven low. This is pull-up only after PHASE2 reset completion.
- JTAG pads (TCK, TMS and TDI) are pull-up whilst TDO remains tristate.
- Precise ADC pads (PB[7:4] and PD[11:0]) are left tristate (no output buffer available).
- Main oscillator pads (EXTAL, XTAL) are tristate.

3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Two dedicated pins are used for 1.2 V regulator stabilization.

Table 4. Voltage supply pin descriptions

Port pin	Function	Pin number	
		LQFP64	LQFP100
VDD_HV	Digital supply voltage	7, 28, 34, 56	15, 37, 52, 70, 84
VSS_HV	Digital ground	6, 8, 26, 33, 55	14, 16, 35, 51, 69, 83
VDD_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV} pin. ⁽¹⁾	11, 23, 57	19, 32, 85
VSS_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V _{DD_LV} pin. ⁽¹⁾	10, 24, 58	18, 33, 86
VDD_BV	Internal regulator supply voltage	12	20

1. A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

S = Slow^(a)

M = Medium^{(a) (b)}

F = Fast^{(a) (b)}

I = Input only with analog feature^(a)

J = Input/Output ('S' pad) with analog feature

X = Oscillator

3.5 System pins

The system pins are listed in [Table 5](#).

-
- a. See the I/O pad electrical characteristics in the device datasheet for details.
- b. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see the PCR[SRC] description in the device reference manual).

Table 5. System pin descriptions

Port pin	Function	I/O direction	Pad type	RESET configuration	Pin number	
					LQFP64	LQFP100
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	M	Input, weak pull-up only after PHASE2	9	17
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode. ⁽¹⁾	I/O	X	Tristate	27	36
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode. ⁽¹⁾	I	X	Tristate	25	34

1. Refer to the relevant section of the device datasheet.

3.6 Functional ports

The functional port pins are listed in [Table 6](#).

Table 6. Functional port pin descriptions

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
Port A									
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] ⁽³⁾	SIUL eMIOS_0 CGL eMIOS_0 WKPU	I/O I/O O I/O I	M	Tristate	5	12
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 — —	GPIO[1] E0UC[1] — — NMI ⁽⁴⁾ WKPU[2] ⁽³⁾	SIUL eMIOS_0 — — WKPU WKPU	I/O I/O — — I I	S	Tristate	4	7
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKPU[3] ⁽³⁾	SIUL eMIOS_0 — ADC WKPU	I/O I/O — O I	S	Tristate	3	5

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PA[3]	PCR[3]	AF0	GPIO[3]	SIUL	I/O	S	Tristate	43	68
		AF1	E0UC[3]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS4_0	DSPI_0	I/O				
		—	EIRQ[0]	SIUL	I				
		—	ADC1_S[0]	ADC	I				
PA[4]	PCR[4]	AF0	GPIO[4]	SIUL	I/O	S	Tristate	20	29
		AF1	E0UC[4]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS0_1	DSPI_1	I/O				
		—	WKPU[9] ⁽³⁾	WKPU	I				
PA[5]	PCR[5]	AF0	GPIO[5]	SIUL	I/O	M	Tristate	51	79
		AF1	E0UC[5]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
PA[6]	PCR[6]	AF0	GPIO[6]	SIUL	I/O	S	Tristate	52	80
		AF1	E0UC[6]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS1_1	DSPI_1	I/O				
		—	EIRQ[1]	SIUL	I				
PA[7]	PCR[7]	AF0	GPIO[7]	SIUL	I/O	S	Tristate	44	71
		AF1	E0UC[7]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
		—	EIRQ[2]	SIUL	I				
PA[8]	PCR[8]	AF0	GPIO[8]	SIUL	I/O	S	Input, weak pull-up	45	72
		AF1	E0UC[8]	eMIOS_0	I/O				
		AF2	E0UC[14]	eMIOS_0	—				
		AF3	—	—	—				
		—	EIRQ[3]	SIUL	I				
PA[9]	PCR[9]	N/A ⁽⁵⁾	ABS[0]	BAM	I	S	Pull-down	46	73
		AF0	GPIO[9]	SIUL	I/O				
		AF1	E0UC[9]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS2_1	DSPI_1	I/O				
		N/A ⁽⁵⁾	FAB	BAM	I				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PA[10]	PCR[10]	AF0	GPIO[10]	SIUL	I/O	S	Tristate	47	74
		AF1	E0UC[10]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	LIN2TX	LINFlex_2	O				
		—	ADC1_S[2]	ADC	I				
PA[11]	PCR[11]	AF0	GPIO[11]	SIUL	I/O	S	Tristate	48	75
		AF1	E0UC[11]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
		—	EIRQ[16]	SIUL	I				
		—	ADC1_S[3]	ADC	I				
PA[12]	PCR[12]	AF0	GPIO[12]	SIUL	I/O	S	Tristate	22	31
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	EIRQ[17]	SIUL	I				
		—	SIN_0	DSPI_0	I				
PA[13]	PCR[13]	AF0	GPIO[13]	SIUL	I/O	M	Tristate	21	30
		AF1	SOUT_0	DSPI_0	O				
		AF2	—	—	—				
		AF3	CS3_1	DSPI_1	I/O				
PA[14]	PCR[14]	AF0	GPIO[14]	SIUL	I/O	M	Tristate	19	28
		AF1	SCK_0	DSPI_0	I/O				
		AF2	CS0_0	DSPI_0	I/O				
		AF3	E0UC[0]	eMIOS_0	I/O				
		—	EIRQ[4]	SIUL	I				
PA[15]	PCR[15]	AF0	GPIO[15]	SIUL	I/O	M	Tristate	18	27
		AF1	CS0_0	DSPI_0	I/O				
		AF2	SCK_0	DSPI_0	I/O				
		AF3	E0UC[1]	eMIOS_0	I/O				
		—	WKPU[10] ⁽³⁾	WKPU	I				
Port B									
PB[0]	PCR[16]	AF0	GPIO[16]	SIUL	I/O	M	Tristate	14	23
		AF1	CAN0TX	FlexCAN_0	O				
		AF2	—	—	—				
		AF3	LIN2TX	LINFlex_2	O				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PB[1]	PCR[17]	AF0	GPIO[17]	SIUL	I/O	S	Tristate	15	24
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	LIN0RX	LINFLEX_0					
		—	WKPU[4] ⁽³⁾	WKPU					
		—	CAN0RX	FlexCAN_0					
PB[2]	PCR[18]	AF0	GPIO[18]	SIUL	I/O	M	Tristate	64	100
		AF1	LIN0TX	LINFLEX_0	O				
		AF2	—	—	—				
		AF3	—	—	—				
PB[3]	PCR[19]	AF0	GPIO[19]	SIUL	I/O	S	Tristate	1	1
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	WKPU[11] ⁽³⁾	WKPU					
		—	LIN0RX	LINFLEX_0					
PB[4]	PCR[20]	AF0	GPIO[20]	SIUL		I	Tristate	32	50
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[0]	ADC					
PB[5]	PCR[21]	AF0	GPIO[21]	SIUL		I	Tristate	35	53
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[1]	ADC					
PB[6]	PCR[22]	AF0	GPIO[22]	SIUL		I	Tristate	36	54
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[2]	ADC					
PB[7]	PCR[23]	AF0	GPIO[23]	SIUL		I	Tristate	37	55
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[3]	ADC					

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PB[8]	PCR[24]	AF0	GPIO[24]	SIUL	I	I	Tristate	30	39
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_S[4]	ADC	I				
		—	WKPU[25] ⁽³⁾	WKPU	I				
PB[9]	PCR[25]	AF0	GPIO[25]	SIUL	I	I	Tristate	29	38
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_S[5]	ADC	I				
		—	WKPU[26] ⁽³⁾	WKPU	I				
PB[10]	PCR[26]	AF0	GPIO[26]	SIUL	I/O	J	Tristate	31	40
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_S[6]	ADC	I				
		—	WKPU[8] ⁽³⁾	WKPU	I				
PB[11]	PCR[27]	AF0	GPIO[27]	SIUL	I/O	J	Tristate	38	59
		AF1	E0UC[3]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS0_0	DSPI_0	I/O				
		—	ADC1_S[12]	ADC	I				
PB[12]	PCR[28]	AF0	GPIO[28]	SIUL	I/O	J	Tristate	39	61
		AF1	E0UC[4]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS1_0	DSPI_0	O				
		—	ADC1_X[0]	ADC	I				
PB[13]	PCR[29]	AF0	GPIO[29]	SIUL	I/O	J	Tristate	40	63
		AF1	E0UC[5]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS2_0	DSPI_0	O				
		—	ADC1_X[1]	ADC	I				
PB[14]	PCR[30]	AF0	GPIO[30]	SIUL	I/O	J	Tristate	41	65
		AF1	E0UC[6]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS3_0	DSPI_0	O				
		—	ADC1_X[2]	ADC	I				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PB[15]	PCR[31]	AF0	GPIO[31]	SIUL	I/O	J	Tristate	42	67
		AF1	E0UC[7]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	CS4_0	DSPI_0	O				
		—	ADC1_X[3]	ADC	I				
Port C									
PC[0] ⁽⁶⁾	PCR[32]	AF0	GPIO[32]	SIUL	I/O	M	Input, weak pull-up	59	87
		AF1	—	—	—				
		AF2	TDI	JTAGC	I				
		AF3	—	—	—				
PC[1] ⁽⁶⁾	PCR[33]	AF0	GPIO[33]	SIUL	I/O	F	Tristate	54	82
		AF1	—	—	—				
		AF2	TDO	JTAGC	O				
		AF3	—	—	—				
PC[2]	PCR[34]	AF0	GPIO[34]	SIUL	I/O	M	Tristate	50	78
		AF1	SCK_1	DSPI_1	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
PC[3]	PCR[35]	—	EIRQ[5]	SIUL	I	S	Tristate	49	77
		AF0	GPIO[35]	SIUL	I/O				
		AF1	CS0_1	DSPI_1	I/O				
		AF2	MA[0]	ADC	O				
PC[4]	PCR[36]	AF3	—	—	—	M	Tristate	62	92
		—	EIRQ[6]	SIUL	I				
		AF0	GPIO[36]	SIUL	I/O				
		AF1	—	—	—				
		AF2	—	—	—				
PC[5]	PCR[37]	AF3	SIN_1	DSPI_1	I	M	Tristate	61	91
		—	EIRQ[18]	SIUL	I				
		AF0	GPIO[37]	SIUL	I/O				
		AF1	SOUT_1	DSPI_1	O				
		AF2	—	—	—				
PC[6]	PCR[38]	AF3	EIRQ[7]	SIUL	I	S	Tristate	16	25
		AF0	GPIO[38]	SIUL	I/O				
		AF1	LIN1TX	LINFlex_1	O				
		AF2	—	—	—				
		AF3	—	—	—				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PC[7]	PCR[39]	AF0	GPIO[39]	SIUL	I/O	S	Tristate	17	26
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	LIN1RX	LINFlex_1	I				
PC[8]	PCR[40]	—	WKPU[12] ⁽³⁾	WKPU	I	S	Tristate	63	99
		AF0	GPIO[40]	SIUL	I/O				
		AF1	LIN2TX	LINFlex_2	O				
		AF2	E0UC[3]	eMIOS_0	I/O				
PC[9]	PCR[41]	AF0	GPIO[41]	SIUL	I/O	S	Tristate	2	2
		AF1	—	—	—				
		AF2	E0UC[7]	eMIOS_0	I/O				
		AF3	—	—	—				
		—	LIN2RX	LINFlex_2	I				
PC[10]	PCR[42]	—	WKPU[13] ⁽³⁾	WKPU	I	M	Tristate	13	22
		AF0	GPIO[42]	SIUL	I/O				
		AF1	—	—	—				
		AF2	—	—	—				
PC[11]	PCR[43]	AF3	MA[1]	ADC	O	S	Tristate	—	21
		—	—	—	—				
		AF0	GPIO[43]	SIUL	I/O				
		AF1	—	—	—				
PC[12]	PCR[44]	AF2	—	—	—	M	Tristate	—	97
		AF3	—	—	—				
		—	EIRQ[19]	SIUL	I				
		AF0	GPIO[44]	SIUL	I/O				
PC[13]	PCR[45]	AF1	E0UC[12]	eMIOS_0	I/O	S	Tristate	—	98
		AF2	—	—	—				
		AF3	—	—	—				
		—	—	—	—				
PC[14]	PCR[46]	AF0	GPIO[45]	SIUL	I/O	S	Tristate	—	3
		AF1	E0UC[13]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
		—	EIRQ[8]	SIUL	I				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PC[15]	PCR[47]	AF0	GPIO[47]	SIUL	I/O	M	Tristate	—	4
		AF1	E0UC[15]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
		—	EIRQ[20]	SIUL	I				
Port D									
PD[0]	PCR[48]	AF0	GPIO[48]	SIUL	I	I	Tristate	—	41
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	WKPU[27] ⁽³⁾	WKPU	I				
PD[1]	PCR[49]	AF0	GPIO[49]	SIUL	I	I	Tristate	—	42
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	WKPU[28] ⁽³⁾	WKPU	I				
PD[2]	PCR[50]	AF0	GPIO[50]	SIUL	I	I	Tristate	—	43
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[6]	ADC	I				
PD[3]	PCR[51]	AF0	GPIO[51]	SIUL	I	I	Tristate	—	44
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[7]	ADC	I				
PD[4]	PCR[52]	AF0	GPIO[52]	SIUL	I	I	Tristate	—	45
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[8]	ADC	I				
PD[5]	PCR[53]	AF0	GPIO[53]	SIUL	I	I	Tristate	—	46
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[9]	ADC	I				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PD[6]	PCR[54]	AF0	GPIO[54]	SIUL	I			—	47
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[10]	ADC	I				
PD[7]	PCR[55]	AF0	GPIO[55]	SIUL	I			—	48
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[11]	ADC	I				
PD[8]	PCR[56]	AF0	GPIO[56]	SIUL	I			—	49
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[12]	ADC	I				
PD[9]	PCR[57]	AF0	GPIO[57]	SIUL	I			—	56
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[13]	ADC	I				
PD[10]	PCR[58]	AF0	GPIO[58]	SIUL	I			—	57
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[14]	ADC	I				
PD[11]	PCR[59]	AF0	GPIO[59]	SIUL	I			—	58
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_P[15]	ADC	I				
PD[12]	PCR[60]	AF0	GPIO[60]	SIUL	I/O			—	60
		AF1	CS5_0	DSPI_0	O				
		AF2	E0UC[24]	eMIOS_0	I/O	J	Tristate		
		AF3	—	—	—				
		—	ADC1_S[8]	ADC	I				
PD[13]	PCR[61]	AF0	GPIO[61]	SIUL	I/O			—	62
		AF1	CS0_1	DSPI_1	I/O				
		AF2	E0UC[25]	eMIOS_0	I/O	J	Tristate		
		AF3	—	—	—				
		—	ADC1_S[9]	ADC	I				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PD[14]	PCR[62]	AF0	GPIO[62]	SIUL	I/O	J	Tristate	—	64
		AF1	CS1_1	DSPI_1	O				
		AF2	E0UC[26]	eMIOS_0	I/O				
		AF3	—	—	—				
		—	ADC1_S[10]	ADC	I				
PD[15]	PCR[63]	AF0	GPIO[63]	SIUL	I/O	J	Tristate	—	66
		AF1	CS2_1	DSPI_1	O				
		AF2	E0UC[27]	eMIOS_0	I/O				
		AF3	—	—	—				
		—	ADC1_S[11]	ADC	I				
Port E									
PE[0]	PCR[64]	AF0	GPIO[64]	SIUL	I/O	S	Tristate	—	6
		AF1	E0UC[16]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
		—	WKPU[6] ⁽³⁾	WKPU	I				
PE[1]	PCR[65]	AF0	GPIO[65]	SIUL	I/O	M	Tristate	—	8
		AF1	E0UC[17]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
		—	—	—	—				
PE[2]	PCR[66]	AF0	GPIO[66]	SIUL	I/O	M	Tristate	—	89
		AF1	E0UC[18]	eMIOS_0	I/O				
		AF2	—	—	—				
		AF3	—	—	—				
		—	EIRQ[21]	SIUL	I				
		—	SIN_1	DSPI_1	I				
PE[3]	PCR[67]	AF0	GPIO[67]	SIUL	I/O	M	Tristate	—	90
		AF1	E0UC[19]	eMIOS_0	I/O				
		AF2	SOUT_1	DSPI_1	O				
		AF3	—	—	—				
		—	—	—	—				
PE[4]	PCR[68]	AF0	GPIO[68]	SIUL	I/O	M	Tristate	—	93
		AF1	E0UC[20]	eMIOS_0	I/O				
		AF2	SCK_1	DSPI_1	I/O				
		AF3	—	—	—				
		—	EIRQ[9]	SIUL	I				
PE[5]	PCR[69]	AF0	GPIO[69]	SIUL	I/O	M	Tristate	—	94
		AF1	E0UC[21]	eMIOS_0	I/O				
		AF2	CS0_1	DSPI_1	I/O				
		AF3	MA[2]	ADC	O				

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PE[6]	PCR[70]	AF0	GPIO[70]	SIUL	I/O	M	Tristate	—	95
		AF1	E0UC[22]	eMIOS_0	I/O				
		AF2	CS3_0	DSPI_0	O				
		AF3	MA[1]	ADC	O				
		—	EIRQ[22]	SIUL	I				
PE[7]	PCR[71]	AF0	GPIO[71]	SIUL	I/O	M	Tristate	—	96
		AF1	E0UC[23]	eMIOS_0	I/O				
		AF2	CS2_0	DSPI_0	O				
		AF3	MA[0]	ADC	O				
		—	EIRQ[23]	SIUL	I				
PE[8]	PCR[72]	AF0	GPIO[72]	SIUL	I/O	M	Tristate	—	9
		AF1	—	—	—				
		AF2	E0UC[22]	eMIOS_0	I/O				
		AF3	—	—	—				
PE[9]	PCR[73]	AF0	GPIO[73]	SIUL	I/O	S	Tristate	—	10
		AF1	—	—	—				
		AF2	E0UC[23]	eMIOS_0	I/O				
		AF3	—	—	—				
		—	WKPU[7] ⁽³⁾	WKPU	I				
PE[10]	PCR[74]	AF0	GPIO[74]	SIUL	I/O	S	Tristate	—	11
		AF1	—	—	—				
		AF2	CS3_1	DSPI_1	O				
		AF3	—	—	—				
		—	EIRQ[10]	SIUL	I				
PE[11]	PCR[75]	AF0	GPIO[75]	SIUL	I/O	S	Tristate	—	13
		AF1	E0UC[24]	eMIOS_0	I/O				
		AF2	CS4_1	DSPI_1	O				
		AF3	—	—	—				
		—	WKPU[14] ⁽³⁾	WKPU	I				
PE[12]	PCR[76]	AF0	GPIO[76]	SIUL	I/O	S	Tristate	—	76
		AF1	—	—	—				
		AF2	—	—	—				
		AF3	—	—	—				
		—	ADC1_S[7]	ADC	I				
		—	EIRQ[11]	SIUL	I				
Port H									

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PH[9] ⁽⁶⁾	PCR[121]	AF0	GPIO[121]	SIUL	I/O	S	Input, weak pull-up	60	88
		AF1	—	—	—				
		AF2	TCK	JTAGC	I				
		AF3	—	—	—				
PH[10] ⁽⁶⁾	PCR[122]	AF0	GPIO[122]	SIUL	I/O	S	Input, weak pull-up	53	81
		AF1	—	—	—				
		AF2	TMS	JTAGC	I				
		AF3	—	—	—				

1. Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to ‘1’, regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as “—”.
2. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
3. All WKPU pins also support external interrupt capability. See “wakeup unit” chapter of the device reference manual for further details.
4. NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
5. “Not applicable” because these functions are available only while the device is booting. Refer to “BAM” chapter of the device reference manual for details.
6. Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
PC[0:1] are available as JTAG pins (TDI and TDO respectively).
PH[9:10] are available as JTAG pins (TCK and TMS respectively).
If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1 2001.

4 Electrical characteristics

4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

Caution: All of the following parameter values can vary depending on the application and must be confirmed during silicon validation, silicon characterization or silicon reliability trial.

4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 7](#) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 7. Parameter classifications

Classification tag	Tag description
P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Note: *The classification is shown in the column labeled "C" in the parameter tables where appropriate.*

4.3 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

4.3.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. [Table 8](#) shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 8. PAD3V5V field description

Value ⁽¹⁾	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

1. Default manufacturing value is ‘1’. Value can be programmed by customer in Shadow Flash.

4.3.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. [Table 9](#) shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 9. OSCILLATOR_MARGIN field description

Value ⁽¹⁾	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

1. Default manufacturing value is ‘1’. Value can be programmed by customer in Shadow Flash.

4.3.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. [Table 9](#) shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 10. WATCHDOG_EN field description

Value ⁽¹⁾	Description
0	Disable after reset)
1	Enable after reset

1. Default manufacturing value is ‘1’. Value can be programmed by customer in Shadow Flash.

4.4 Absolute maximum ratings

Table 11. Absolute maximum ratings

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
V_{SS}	SR	Digital ground on VSS_HV pins	—	0	0 V
V_{DD}	SR	Voltage on VDD_HV pins with respect to ground (V_{SS})	—	-0.3	6.0 V
V_{SS_LV}	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$ V
V_{DD_BV}	SR	Voltage on VDD_BV (regulator supply) pin with respect to ground (V_{SS})	—	-0.3	6.0 V
			Relative to V_{DD}	$V_{DD} - 0.3$	$V_{DD} + 0.3$
V_{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$ V
V_{DD_ADC}	SR	Voltage on VDD_HV_ADC (ADC reference) pin with respect to ground (V_{SS})	—	-0.3	6.0 V
			Relative to V_{DD}	$V_{DD} - 0.3$	$V_{DD} + 0.3$
V_{IN}	SR	Voltage on any GPIO pin with respect to ground (V_{SS})	—	-0.3	6.0 V
			Relative to V_{DD}	$V_{DD} - 0.3$	$V_{DD} + 0.3$
I_{INJPAD}	SR	Injected input current on any pin during overload condition	—	-10	10 mA
I_{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50 mA
I_{AVGSEG}	SR	Sum of all the static I/O current within a supply segment ⁽¹⁾	$V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0	—	70 mA
			$V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1	—	64 mA
I_{CORELV}	SR	Low voltage static current sink through VDD_BV	—	—	150 mA
$T_{STORAGE}$	SR	Storage temperature	—	-55	150 °C

1. Supply segments are described in [Section 4.7.5: I/O pad current specification](#).

Note: *Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.*

4.5 Recommended operating conditions

Table 12. Recommended operating conditions (3.3 V)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD} ⁽¹⁾	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	—	3.0	3.6	V
V _{SS_LV} ⁽²⁾	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	—	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_BV} ⁽³⁾	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V _{SS})	—	3.0	3.6	V
			Relative to V _{DD}	V _{DD} – 0.1	V _{DD} + 0.1	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})	—	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_ADC} ⁽⁴⁾	SR	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})	—	3.0 ⁽⁵⁾	3.6	V
			Relative to V _{DD}	V _{DD} – 0.1	V _{DD} + 0.1	
V _{IN}	SR	Voltage on any GPIO pin with respect to ground (V _{SS})	—	V _{SS} – 0.1	—	V
			Relative to V _{DD}	—	V _{DD} + 0.1	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	—	-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
T _{VDD}	SR	V _{DD} slope to ensure correct power up ⁽⁶⁾	—	—	0.25	V/μs
T _A	SR	Ambient temperature under bias	f _{CPU} ≤ 48 MHz	-40	125	°C
T _J	SR	Junction temperature under bias	—	-40	150	

1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.
2. 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.
3. 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).
4. 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.
5. Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.
6. Guaranteed by device validation.

Table 13. Recommended operating conditions (5.0 V)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
V_{SS}	S R	— Digital ground on VSS_HV pins	—	0	0	V
$V_{DD}^{(1)}$	S R	Voltage on VDD_HV pins with respect to ground (V_{SS})	—	4.5	5.5	V
			Voltage drop ⁽²⁾	3.0	5.5	
$V_{SS_LV}^{(3)}$	S R	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$	V
$V_{DD_BV}^{(4)}$	S R	Voltage on VDD_BV pin (regulator supply) with respect to ground (V_{SS})	—	4.5	5.5	V
			Voltage drop ⁽²⁾	3.0	5.5	
			Relative to V_{DD}	$V_{DD} - 0.1$	$V_{DD} + 0.1$	
V_{SS_ADC}	S R	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$	V
$V_{DD_ADC}^{(5)}$	S R	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V_{SS})	—	4.5	5.5	V
			Voltage drop ⁽²⁾	3.0	5.5	
			Relative to V_{DD}	$V_{DD} - 0.1$	$V_{DD} + 0.1$	
V_{IN}	S R	Voltage on any GPIO pin with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	—	V
			Relative to V_{DD}	—	$V_{DD} + 0.1$	
I_{INJPAD}	S R	Injected input current on any pin during overload condition	—	-5	5	mA
I_{INJSUM}	S R	Absolute sum of all injected input currents during overload condition	—	-50	50	
T_{VDD}	S R	V_{DD} slope to ensure correct power up ⁽⁶⁾	—	—	0.25	V/ μ s
T_A	S R	Ambient temperature under bias	$f_{CPU} \leq 48$ MHz	-40	125	°C
T_J	S R	Junction temperature under bias	—	-40	150	

1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.
2. Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.6 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.
3. 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.
4. 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).
5. 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.
6. Guaranteed by device validation

Note: SRAM data retention is guaranteed with V_{DD_LV} not below 1.08 V.

4.6 Thermal characteristics

4.6.1 Package thermal characteristics

Table 14. LQFP thermal characteristics⁽¹⁾

Symbol	C	Parameter	Conditions ⁽²⁾	Value ⁽³⁾	Unit
$R_{\theta JA}$	C C	Thermal resistance, junction-to-ambient natural convection ⁽⁴⁾	Single-layer board — 1s	LQFP64	72.1
				LQFP100	65.2
			Four-layer board — 2s2p	LQFP64	57.3
				LQFP100	51.8
	C C	Thermal resistance, junction-to-board ⁽⁵⁾	Four-layer board — 2s2p	LQFP64	44.1
				LQFP100	41.3
$R_{\theta JC}$	C C	Thermal resistance, junction-to-case ⁽⁶⁾	Single-layer board — 1s	LQFP64	26.5
				LQFP100	23.9
			Four-layer board — 2s2p	LQFP64	26.2
				LQFP100	23.7
	C C	Junction-to-board thermal characterization parameter, natural convection	Single-layer board — 1s	LQFP64	41
				LQFP100	41.6
			Four-layer board — 2s2p	LQFP64	43
				LQFP100	43.4
Ψ_{JB}	C C	Junction-to-case thermal characterization parameter, natural convection	Single-layer board — 1s	LQFP64	11.5
				LQFP100	10.4
			Four-layer board — 2s2p	LQFP64	11.1
				LQFP100	10.2

1. Thermal characteristics are targets based on simulation that are subject to change per device characterization.
2. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$
3. All values need to be confirmed during device validation.
4. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-7. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as $R_{\theta JA}$.
5. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as $R_{\theta JB}$.
6. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as $R_{\theta JC}$.

4.6.2 Power considerations

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using [Equation 1](#):

$$\text{Equation 1: } T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

T_A is the ambient temperature in °C.

$R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in °C/W.

P_D is the sum of P_{INT} and $P_{I/O}$ ($P_D = P_{INT} + P_{I/O}$).

P_{INT} is the product of I_{DD} and V_{DD} , expressed in watts. This is the chip internal power.

$P_{I/O}$ represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

$$\text{Equation 2: } P_D = K / (T_J + 273 \text{ °C})$$

Therefore, solving equations [Equation 1](#) and [Equation 2](#):

$$\text{Equation 3: } K = P_D \times (T_A + 273 \text{ °C}) + R_{\theta JA} \times P_D^2$$

Where:

K is a constant for the particular part, which may be determined from [Equation 3](#) by measuring P_D (at equilibrium) for a known T_A . Using this value of K , the values of P_D and T_J may be obtained by solving equations [Equation 1](#) and [Equation 2](#) iteratively for any value of T_A .

4.7 I/O pad electrical characteristics

4.7.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Input only pads—These pads are associated to ADC channels (ADC_P[X]) providing low input leakage.

Medium pads can use slow configuration to reduce electromagnetic emission except for PC[1], that is medium only, at the cost of reducing AC performance.

4.7.2 I/O input DC characteristics

[Table 15](#) provides input DC electrical characteristics as described in [Figure 4](#).

Figure 4. Input DC electrical characteristics definition




Table 15. I/O input DC electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
V _{IH}	SR	P	Input high level CMOS (Schmitt Trigger)	—	0.65V _{DD}	—	V _{DD} +0.4
V _{IL}	SR	P	Input low level CMOS (Schmitt Trigger)	—	-0.4	—	0.35V _{DD}
V _{HYS}	CC	C	Input hysteresis CMOS (Schmitt Trigger)	—	0.1V _{DD}	—	—
I _{LKG}	CC	Digital input leakage	No injection on adjacent pin	T _A = -40 °C	—	2	200
				T _A = 25 °C	—	2	200
				T _A = 85 °C	—	5	300
				T _A = 105 °C	—	12	500
				T _A = 125 °C	—	70	1000
W _{FI} ⁽³⁾	SR	P	Digital input filtered pulse	—	—	—	40 ns
W _{NFI} ⁽³⁾	SR	P	Digital input not filtered pulse	—	1000	—	ns

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

4.7.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- [Table 16](#) provides weak pull figures. Both pull-up and pull-down resistances are supported.
- [Table 17](#) provides output driver characteristics for I/O pads when in SLOW configuration.
- [Table 18](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.

Table 16. I/O pull-up/pull-down DC electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
I_{IWPUL}	CC	P C P	$V_{IN} = V_{IL}, V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 0	10	—	150
				PAD3V5V = 1 ⁽²⁾	10	—	250
				PAD3V5V = 1	10	—	150
I_{IWPDL}	CC	P C P	$V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 0	10	—	150
				PAD3V5V = 1 ⁽²⁾	10	—	250
				PAD3V5V = 1	10	—	150

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. The configuration PAD3V5 = 1 when $V_{DD} = 5 \text{ V}$ is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table 17. SLOW configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
V_{OH}	CC	P C C	Output high level SLOW configuration	Push Pull	$I_{OH} = -2 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0 (recommended)	0.8 V_{DD}	—	—
					$I_{OH} = -2 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 1 ⁽²⁾	0.8 V_{DD}	—	—
					$I_{OH} = -1 \text{ mA}$, $V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1 (recommended)	$V_{DD} - 0.8$	—	—
V_{OL}	CC	P C C	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0 (recommended)	—	—	0.1 V_{DD}
					$I_{OL} = 2 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 1 ⁽²⁾	—	—	0.1 V_{DD}
					$I_{OL} = 1 \text{ mA}$, $V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1 (recommended)	—	—	0.5

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. The configuration PAD3V5 = 1 when $V_{DD} = 5 \text{ V}$ is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table 18. MEDIUM configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
V _{OH}	CC C C C	Output high level MEDIUM configuration	Push Pull	I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—	V
				I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	—	
				I _{OH} = -1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	0.8V _{DD}	—	—	
				I _{OH} = -1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8	—	—	
				I _{OH} = -100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—	
V _{OL}	CC C C C	Output low level MEDIUM configuration	Push Pull	I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.2V _{DD}	V
				I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}	
				I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	—	—	0.1V _{DD}	
				I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5	
				I _{OL} = 100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.1V _{DD}	

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

4.7.4 Output pin transition times

Table 19. Output pin transition times

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit	
				Min	Typ	Max		
t_{tr}	CC	Output transition time output pin ⁽³⁾ SLOW configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0	—	—	50	ns
			$C_L = 50 \text{ pF}$		—	—	100	
			$C_L = 100 \text{ pF}$		—	—	125	
			$C_L = 25 \text{ pF}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1	—	—	50	
			$C_L = 50 \text{ pF}$		—	—	100	
			$C_L = 100 \text{ pF}$		—	—	125	
t_{tr}	CC	Output transition time output pin ⁽³⁾ MEDIUM configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0 SIUL.PCRx.SRC = 1	—	—	10	ns
			$C_L = 50 \text{ pF}$		—	—	20	
			$C_L = 100 \text{ pF}$		—	—	40	
			$C_L = 25 \text{ pF}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1 SIUL.PCRx.SRC = 1	—	—	12	
			$C_L = 50 \text{ pF}$		—	—	25	
			$C_L = 100 \text{ pF}$		—	—	40	

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. All values need to be confirmed during device validation.

3. C_L includes device and package capacitances ($C_{PKG} < 5 \text{ pF}$).

4.7.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in [Table 20](#).

[Table 21](#) provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Table 20. I/O supply segment

Package	Supply segment			
	1	2	3	4
LQFP100	pin 16 – pin 35	pin 37 – pin 69	pin 70 – pin 83	pin 84 – pin 15
LQFP64	pin 8 – pin 26	pin 28 – pin 55	pin 56 – pin 7	—

Table 21. I/O consumption

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit			
				Min	Typ	Max				
$I_{SWTSLW}^{(3)}$	CC	D	Dynamic I/O current for SLOW configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	20	mA	
					$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	16		
$I_{SWTMED}^{(3)}$	CC	D	Dynamic I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	29	mA	
					$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	17		
I_{RMSSLW}	CC	D	Root mean square I/O current for SLOW configuration	$C_L = 25 \text{ pF}, 2 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	2.3	mA	
				$C_L = 25 \text{ pF}, 4 \text{ MHz}$		—	—	3.2		
				$C_L = 100 \text{ pF}, 2 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	6.6		
				$C_L = 25 \text{ pF}, 2 \text{ MHz}$		—	—	1.6		
				$C_L = 25 \text{ pF}, 4 \text{ MHz}$		—	—	2.3		
				$C_L = 100 \text{ pF}, 2 \text{ MHz}$		—	—	4.7		
I_{RMSMED}	CC	D	Root mean square I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}, 13 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	6.6	mA	
				$C_L = 25 \text{ pF}, 40 \text{ MHz}$		—	—	13.4		
				$C_L = 100 \text{ pF}, 13 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	18.3		
				$C_L = 25 \text{ pF}, 13 \text{ MHz}$		—	—	5		
				$C_L = 25 \text{ pF}, 40 \text{ MHz}$		—	—	8.5		
				$C_L = 100 \text{ pF}, 13 \text{ MHz}$		—	—	11		
I_{AVGSEG}	SR	D	Sum of all the static I/O current within a supply segment	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$		—	—	70	mA	
				$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$		—	—	65		

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

[Table 22](#) provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

Table 22. I/O weight⁽¹⁾

Pad	LQFP100/LQFP64			
	Weight 5 V		Weight 3.3 V	
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1
PB[3]	9%	9%	10%	10%
PC[9]	8%	8%	10%	10%
PC[14]	8%	8%	10%	10%
PC[15]	8%	11%	9%	10%
PA[2]	8%	8%	9%	9%
PE[0]	7%	7%	9%	9%
PA[1]	7%	7%	8%	8%
PE[1]	7%	10%	8%	8%
PE[8]	6%	9%	8%	8%
PE[9]	6%	6%	7%	7%
PE[10]	6%	6%	7%	7%
PA[0]	5%	7%	6%	7%
PE[11]	5%	5%	6%	6%
PC[11]	7%	7%	9%	9%
PC[10]	8%	11%	9%	10%
PB[0]	8%	11%	9%	10%
PB[1]	8%	8%	10%	10%
PC[6]	8%	8%	10%	10%
PC[7]	8%	8%	10%	10%
PA[15]	8%	11%	9%	10%
PA[14]	7%	11%	9%	9%
PA[4]	7%	7%	8%	8%
PA[13]	7%	10%	8%	9%
PA[12]	7%	7%	8%	8%
PB[9]	1%	1%	1%	1%
PB[8]	1%	1%	1%	1%
PB[10]	5%	5%	6%	6%
PD[0]	1%	1%	1%	1%
PD[1]	1%	1%	1%	1%
PD[2]	1%	1%	1%	1%
PD[3]	1%	1%	1%	1%
PD[4]	1%	1%	1%	1%

Table 22. I/O weight⁽¹⁾ (continued)

Pad	LQFP100/LQFP64			
	Weight 5 V		Weight 3.3 V	
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1
PD[5]	1%	1%	1%	1%
PD[6]	1%	1%	1%	1%
PD[7]	1%	1%	1%	1%
PD[8]	1%	1%	1%	1%
PB[4]	1%	1%	1%	1%
PB[5]	1%	1%	1%	1%
PB[6]	1%	1%	1%	1%
PB[7]	1%	1%	1%	1%
PD[9]	1%	1%	1%	1%
PD[10]	1%	1%	1%	1%
PD[11]	1%	1%	1%	1%
PB[11]	9%	9%	11%	11%
PD[12]	8%	8%	10%	10%
PB[12]	8%	8%	10%	10%
PD[13]	8%	8%	9%	9%
PB[13]	8%	8%	9%	9%
PD[14]	7%	7%	9%	9%
PB[14]	7%	7%	8%	8%
PD[15]	7%	7%	8%	8%
PB[15]	6%	6%	7%	7%
PA[3]	6%	6%	7%	7%
PA[7]	4%	4%	5%	5%
PA[8]	4%	4%	5%	5%
PA[9]	4%	4%	5%	5%
PA[10]	5%	5%	6%	6%
PA[11]	5%	5%	6%	6%
PE[12]	5%	5%	6%	6%
PC[3]	5%	5%	6%	6%
PC[2]	5%	7%	6%	6%
PA[5]	5%	6%	5%	6%
PA[6]	4%	4%	5%	5%
PC[1]	5%	17%	4%	12%

Table 22. I/O weight⁽¹⁾ (continued)

Pad	LQFP100/LQFP64			
	Weight 5 V		Weight 3.3 V	
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1
PC[0]	6%	9%	7%	8%
PE[2]	7%	10%	8%	9%
PE[3]	7%	10%	9%	9%
PC[5]	8%	11%	9%	10%
PC[4]	8%	11%	9%	10%
PE[4]	8%	12%	10%	10%
PE[5]	8%	12%	10%	11%
PE[6]	9%	12%	10%	11%
PE[7]	9%	12%	10%	11%
PC[12]	9%	13%	11%	11%
PC[13]	9%	9%	11%	11%
PC[8]	9%	9%	11%	11%
PB[2]	9%	13%	11%	12%

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$, unless otherwise specified.

2. SRC: "Slew Rate Control" bit in SIU_PCR.

4.8 RESET electrical characteristics

The device implements a dedicated bidirectional RESET pin.


Figure 5. Start-up reset requirements

Figure 6. Noise filtering on reset signal




Table 23. Reset electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
V _{IH}	SR	P	Input High Level CMOS (Schmitt Trigger)	—	0.65V _{DD}	—	V _{DD} + 0.4 V
V _{IL}	SR	P	Input low Level CMOS (Schmitt Trigger)	—	-0.4	—	0.35V _{DD} V
V _{HYS}	CC	C	Input hysteresis CMOS (Schmitt Trigger)	—	0.1V _{DD}	—	— V
V _{OL}	CC	P	Output low level	Push Pull, I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}
				Push Pull, I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽³⁾	—	—	0.1V _{DD}
				Push Pull, I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5

Table 23. Reset electrical characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
t_{tr}	CC	D	Output transition time output pin ⁽⁴⁾ MEDIUM configuration	$C_L = 25 \text{ pF}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0	—	—	10
				$C_L = 50 \text{ pF}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0	—	—	20
				$C_L = 100 \text{ pF}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0	—	—	40
				$C_L = 25 \text{ pF}$, $V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1	—	—	12
				$C_L = 50 \text{ pF}$, $V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1	—	—	25
				$C_L = 100 \text{ pF}$, $V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1	—	—	40
W _{FRST}	SR	P	RESET input filtered pulse	—	—	—	40 ns
W _{NFRST}	SR	P	RESET input not filtered pulse	—	1000	—	— ns
I _{WPUL}	CC	P	Weak pull-up current absolute value	$V_{DD} = 3.3 \text{ V} \pm 10\%$, PAD3V5V = 1	10	—	150
				$V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 0	10	—	150
				$V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 1 ⁽⁵⁾	10	—	250

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. All values need to be confirmed during device validation.

3. This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of the device reference manual).

4. C_L includes device and package capacitance ($C_{PKG} < 5 \text{ pF}$).

5. The configuration PAD3V5V = 1 when $V_{DD} = 5 \text{ V}$ is only transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

4.9 Power management electrical characteristics

4.9.1 Voltage regulator electrical characteristics


The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply V_{DD_BV} . The regulator itself is supplied by the common I/O supply V_{DD} . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through V_{DD} power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through V_{DD_BV} power pin. Voltage values should be aligned with V_{DD} .
- LV: Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability

capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:

- LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
- LV_CFLA: Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_DFLA: Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.

Figure 7. Voltage regulator capacitance connection



The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see [Section 4.5: Recommended operating conditions](#)).

Table 24. Voltage regulator electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
C _{REGn}	SR	Internal voltage regulator external capacitance	—	200	—	500	nF
R _{REG}	SR	Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	—	—	0.2	W
C _{DEC1}	SR	Decoupling capacitance ⁽²⁾ ballast	V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 4.5 V to 5.5 V	100 ⁽³⁾	470 ⁽⁴⁾	—	nF
			V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 3 V to 3.6 V	400		—	
C _{DEC2}	SR	Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100	—	nF
V _{MREG}	CC	Main regulator output voltage	Before exiting from reset	—	1.32	—	V
			After trimming	1.16	1.28	—	
I _{MREG}	SR	Main regulator current provided to V _{DD_LV} domain	—	—	—	150	mA
I _{MREGINT}	CC	Main regulator module current consumption	I _{MREG} = 200 mA	—	—	2	mA
			I _{MREG} = 0 mA	—	—	1	
V _{LPREG}	CC	P Low-power regulator output voltage	After trimming	1.16	1.28	—	V
I _{LPREG}	SR	Low power regulator current provided to V _{DD_LV} domain	—	—	—	15	mA
I _{LPREGINT}	CC	Low-power regulator module current consumption	I _{LPREG} = 15 mA; T _A = 55 °C	—	—	600	μA
			I _{LPREG} = 0 mA; T _A = 55 °C	—	5	—	
V _{ULPREG}	CC	P Ultra low power regulator output voltage	After trimming	1.16	1.28	—	V
I _{ULPREG}	SR	Ultra low power regulator current provided to V _{DD_LV} domain	—	—	—	5	mA
I _{ULPREGINT}	CC	Ultra low power regulator module current consumption	I _{ULPREG} = 5 mA; T _A = 55 °C	—	—	100	μA
			I _{ULPREG} = 0 mA; T _A = 55 °C	—	2	—	
I _{DD_BV}	CC	D In-rush average current on V _{DD_BV} during power-up ⁽⁵⁾	—	—	—	300 ⁽⁶⁾	mA

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.
2. This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.
3. This value is acceptable to guarantee operation from 4.5 V to 5.5 V.
4. External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.
5. In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 μs, depending on external capacitances to be loaded).
6. The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

4.9.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the $5.0\text{ V} \pm 10\%$ range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)

Figure 8. Low voltage detector vs reset




Table 25. Low voltage detector electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
V _{PORUP}	SR	P	Supply for functional POR module Power-on reset threshold LVDHV3 low voltage detector high threshold LVDHV3 low voltage detector low threshold LVDHV3B low voltage detector high threshold LVDHV3B low voltage detector low threshold LVDHV5 low voltage detector high threshold LVDHV5 low voltage detector low threshold LVLDVCORL low voltage detector low threshold LVLDVBKP low voltage detector low threshold	T _A = 25 °C, after trimming	1.0	—	5.5	V
V _{PORH}	CC	P			1.5	—	2.6	
V _{LVDHV3H}	CC	T			—	—	2.95	
V _{LVDHV3L}	CC	P			2.7	—	2.9	
V _{LVDHV3BH}	CC	P			—	—	2.95	
V _{LVDHV3BL}	CC	P			2.7	—	2.9	
V _{LVDHV5H}	CC	T			—	—	4.5	
V _{LVDHV5L}	CC	P			3.8	—	4.4	
V _{LVLDVCORL}	CC	P			1.08	—	1.16	
V _{LVLDVBKP}	CC	P			1.08	—	1.16	

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = –40 to 125 °C, unless otherwise specified.

4.10 Power consumption

Table 26 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Table 26. Power consumption on VDD_BV and VDD_HV

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
I _{DDMAX} ⁽²⁾	CC	D	RUN mode maximum average current	—	—	90	130 ⁽³⁾ mA	
I _{DDRUN} ⁽⁴⁾	CC	T	RUN mode typical average current ⁽⁵⁾	f _{CPU} = 8 MHz	—	7	—	
		T		f _{CPU} = 16 MHz	—	18	—	
		T		f _{CPU} = 32 MHz	—	29	—	
		P		f _{CPU} = 48 MHz	—	40	100 mA	
I _{DDHALT}	CC	C	HALT mode current ⁽⁶⁾	Slow internal RC oscillator (128 kHz) running	T _A = 25 °C	—	8	15 mA
		P			T _A = 125 °C	—	14	25 mA
I _{DDSTOP}	CC	P	STOP mode current ⁽⁷⁾	Slow internal RC oscillator (128 kHz) running	T _A = 25 °C	—	180	700 ⁽⁸⁾ μA
		D			T _A = 55 °C	—	500	—
		D			T _A = 85 °C	—	1	6 ⁽⁸⁾ mA
		D			T _A = 105 °C	—	2	9 ⁽⁸⁾ mA
		P			T _A = 125 °C	—	4.5	12 ⁽⁸⁾ mA

Table 26. Power consumption on VDD_BV and VDD_HV (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
I _{DDSTDBY}	CC	P D D D P	STANDBY mode current ⁽⁹⁾ Slow internal RC oscillator (128 kHz) running	T _A = 25 °C	—	30	100	µA
				T _A = 55 °C	—	75	—	
				T _A = 85 °C	—	180	700	
				T _A = 105 °C	—	315	1000	
				T _A = 125 °C	—	560	1700	

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.
2. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
3. Higher current may be sunked by device during power-up and standby exit. Please refer to in-rush average current on [Table 24](#).
4. RUN current measured with typical application with accesses on both flash memory and SRAM.
5. Only for the “P” classification: Code fetched from SRAM: serial IPs CAN and LIN in loop-back mode, DSPI as Master, PLL as system clock (3 × Multiplier) peripherals on (eMIOS/CTU/ADC) and running at maximum frequency, periodic SW/WDG timer reset enabled.
6. Data flash power down. Code flash in low power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: 0 ON (clocked but no reception or transmission). LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON.PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
7. Only for the “P” classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPVreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
8. When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125°C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
9. Only for the “P” classification: ULPVreg on, HP/LPVreg off, 16 KB SRAM on, device configured for minimum consumption, all possible modules switched off.

4.11 Flash memory electrical characteristics

The data flash operation depends strongly on the code flash operation. If code flash is switched-off, the data flash is disabled.

4.11.1 Program/Erase characteristics

[Table 27](#) shows the program and erase characteristics.

Table 27. Program and erase specifications (code flash)

Symbol	C	Parameter	Value				Unit
			Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	
t _{dwprogram}	CC	Double word (64 bits) program time ⁽⁴⁾	—	22	50	500	μs
t _{16Kperase}		16 KB block preprogram and erase time	—	300	500	5000	ms
t _{32Kperase}		32 KB block preprogram and erase time	—	400	600	5000	ms
t _{128Kperase}		128 KB block preprogram and erase time	—	800	1300	7500	ms
t _{esus}		Erase suspend latency	—	—	30	30	μs

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4. Actual hardware programming times. This does not include software overhead.

Table 28. Program and erase specifications (data flash)

Symbol	C	Parameter	Value				Unit
			Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	
t _{swprogram}	C	Single word (32 bits) program time ⁽⁴⁾	—	30	70	300	μs
t _{16Kperase}		16 KB block preprogram and erase time	—	700	800	1500	ms
t _{Bank_D}		64 KB block preprogram and erase time	—	1900	2300	4800	ms

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4. Actual hardware programming times. This does not include software overhead.

Table 29. Flash module life

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
P/E	CC	Number of program/erase cycles per block over the operating temperature range (T _j)	16 KB blocks	100	—	—	kcycles
			32 KB blocks	10	100 ⁽¹⁾	—	
			128 KB blocks	1	100 ⁽¹⁾	—	

Table 29. Flash module life (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
Retention	CC	Minimum data retention at 85 °C average ambient temperature ⁽²⁾	Blocks with 0–1000 P/E cycles	20	—	—	years
			Blocks with 1001–10000 P/E cycles	10	—	—	
			Blocks with 10001–100000 P/E cycles	5	—	—	

1. To be confirmed.

2. Ambient temperature averaged over application duration. It is recommended not to exceed the product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 30. Flash memory read access timing

Symbol	C	Parameter	Conditions (1)	Max	Unit
f_{CFREAD}	CC	P Maximum working frequency for reading code flash memory at given number of wait states in worst conditions	2 wait states	48	MHz
			0 wait states	20	
f_{DFREAD}	CC	P Maximum working frequency for reading data flash memory at given number of wait states in worst conditions	6 wait states	48	MHz

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$, unless otherwise specified.

4.11.2 Flash power supply DC characteristics

Table 31 shows the power supply DC characteristics on external supply.

Note: Power supply for data flash is actually provided by code flash; this means that data flash cannot work if code flash is not powered.

Table 31. Flash power supply DC electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
I_{CFREAD}	CC	D Sum of the current consumption on V_{DDHV} and V_{DDBV} on read access	Flash module read $f_{CPU} = 48 \text{ MHz}$	Code flash	—	33	mA
				Data flash	—	4	
I_{CFMOD}	CC	D Sum of the current consumption on V_{DDHV} and V_{DDBV} on matrix modification (program/erase)	Program/Erase on-going while reading flash registers, $f_{CPU} = 48 \text{ MHz}$	Code flash	—	33	mA
				Data flash	—	6	

Table 31. Flash power supply DC electrical characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
I _{FLPW}	CC	Sum of the current consumption on V _{DDHV} and V _{DDBV} during flash low-power mode	—	Code flash	—	—	910 µA
I _{CFPWD}	CC	Sum of the current consumption on V _{DDHV} and V _{DDBV} during flash power-down mode	—	Code flash	—	—	125 µA
I _{DFPWD}				Data flash	—	—	25

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

4.11.3 Start-up/Switch-off timings

Table 32. Start-up time/Switch-off time

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
t _{FLARSTEXIT}	C	T	Delay for flash module to exit reset mode	Code flash	—	—	125
	C			Data flash	—	—	150
t _{FLALPEXIT}	C	T	Delay for flash module to exit low-power mode ⁽²⁾	Code flash	—	—	0.5
t _{FLAPDEXIT}	C	T	Delay for flash module to exit power-down mode	Code flash	—	—	30
	C			Data flash	—	—	30 ⁽³⁾ µs
t _{FLALPENTRY}	C	T	Delay for flash module to enter low-power mode	Code flash	—	—	0.5
t _{FLAPDENTRY}	C	T	Delay for flash module to enter power-down mode	Code flash	—	—	1.5
	C			Data flash	—	—	4 ⁽³⁾

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. Data flash does not support low-power mode.

3. If code flash is already switched-on.

4.12 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.12.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations – The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical data corruption (control registers...)
- Prequalification trials – Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see the application note *Software Techniques For Improving Microcontroller EMC Performance* (AN1015)).

4.12.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.

Table 33. EMI radiated emission measurement⁽¹⁾⁽²⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
—	SR	Scan range	—	0.150	—	1000	MHz
f_{CPU}	SR	Operating frequency	—	—	48	—	MHz
V_{DD_LV}	SR	LV operating voltages	—	—	1.28	—	V
S_{EMI}	CC	T	Peak level $V_{DD} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, LQFP100 package Test conforming to IEC 61967-2, $f_{OSC} = 8 \text{ MHz}$ / $f_{CPU} = 48 \text{ MHz}$	No PLL frequency modulation	—	—	18 dB μ V
				$\pm 2\%$ PLL frequency modulation	—	—	14 ⁽³⁾ dB μ V

1. EMI testing and I/O port waveforms per IEC 61967-1, -2, -4.
2. For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.
3. All values need to be confirmed during device validation.

4.12.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts * (n + 1) supply pin). This test

conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).

Table 34. ESD absolute maximum ratings^{(1) (2)}

Symbol	C	Ratings		Conditions	Class	Max value	Unit
$V_{ESD(HBM)}$	CC	T	Electrostatic discharge voltage (Human Body Model)	$T_A = 25^\circ\text{C}$ conforming to AEC-Q100-002	H1C	2000	V
$V_{ESD(MM)}$	CC	T	Electrostatic discharge voltage (Machine Model)	$T_A = 25^\circ\text{C}$ conforming to AEC-Q100-003	M2	200	
$V_{ESD(CDM)}$	CC	T	Electrostatic discharge voltage (Charged Device Model)	$T_A = 25^\circ\text{C}$ conforming to AEC-Q100-011	C3A	500	
						750 (corners)	

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 35. Latch-up results

Symbol	C	Parameter		Conditions	Class
LU	CC	T	Static latch-up class	$T_A = 125^\circ\text{C}$ conforming to JESD 78	II level A

4.13 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. [Figure 9](#) describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

[Table 36](#) provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.

Figure 9. Crystal oscillator and resonator connection scheme




Table 36. Crystal description

Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance (ESR) Ω	Crystal motional capacitance (C_m) fF	Crystal motional inductance (L_m) mH	Load on xtalin/xtalout $C_1 = C_2$ (pF) ⁽¹⁾	Shunt capacitance between xtalout and xtalin $C_0^{(2)}$ (pF)
4	NX8045GB	300	2.68	591.0	21	2.93
8	NX5032GA	300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12		120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00

1. The values specified for C_1 and C_2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.
2. The value of C_0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).

Figure 10. Fast external crystal oscillator (4 to 16 MHz) timing diagram




Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
f _{FXOSC}	SR	Fast external crystal oscillator frequency	—	4.0	—	16.0	MHz
g _{mFXOSC}	CC C	Fast external crystal oscillator transconductance	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	—	8.2	mA/V
	CC P		V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	—	7.4	
	CC C		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7	—	9.7	
	CC C		V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5	—	9.2	
V _{FXOSC}	CC T	Oscillation amplitude at EXTAL	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	1.3	—	—	V
			f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	1.3	—	—	
V _{FXOSCOP}	CC P	Oscillation operating point	—	—	0.95	—	V
I _{FXOSC} ⁽²⁾	CC T	Fast external crystal oscillator consumption	—	—	2	3	mA
t _{FXOSCSU}	CC T	Fast external crystal oscillator start-up time	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	—	—	6	ms
			f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	—	—	1.8	

Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
V _{IH}	SR	P	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD}	—	V _{DD} +0.4	V
V _{IL}	SR	P	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4	—	0.35V _{DD}	V

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).

4.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Table 38. FMPLL electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit	
				Min	Typ	Max		
f _{PLLIN}	SR	—	FMPLL reference clock ⁽³⁾	—	4	—	48	MHz
ΔPLLIN	SR	—	FMPLL reference clock duty cycle ⁽³⁾	—	40	—	60	%
f _{PLLOUT}	CC	D	FMPLL output clock frequency	—	16	—	48	MHz
f _{VCO} ⁽⁴⁾	CC	P	VCO frequency without frequency modulation	—	256	—	512	MHz
			VCO frequency with frequency modulation	—	245	—	533	
f _{CPU}	SR	—	System clock frequency	—	—	—	48	MHz
f _{FREE}	CC	P	Free-running frequency	—	20	—	150	MHz
t _{LOCK}	CC	P	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)	—	40	100	μs
Δt _{LTJIT}	CC	—	FMPLL long term jitter	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 48 MHz, 4000 cycles	—	—	10	ns
I _{PLL}	CC	C	FMPLL consumption	T _A = 25 °C	—	—	4	mA

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and ΔPLLIN.

4. Frequency modulation is considered ±4%.

4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator (FIRC). This is used as the default clock at the power-up of the device.

Table 39. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit	
				Min	Typ	Max		
f_{FIRC}	CC	P	$T_A = 25^\circ\text{C}$, trimmed Fast internal RC oscillator high frequency	—	16	—	MHz	
	SR	—		—	12	20		
$I_{\text{FIRCRUN}}^{(3)}$	CC	T	Fast internal RC oscillator high frequency current in running mode	$T_A = 25^\circ\text{C}$, trimmed	—	200	μA	
I_{FIRCPWD}	CC	D	Fast internal RC oscillator high frequency current in power down mode		—	10	μA	
I_{FIRCSTOP}	CC	T	Fast internal RC oscillator high frequency and system clock current in stop mode	$T_A = 25^\circ\text{C}$	sysclk = off	500	—	μA
					sysclk = 2 MHz	600	—	
					sysclk = 4 MHz	700	—	
					sysclk = 8 MHz	900	—	
					sysclk = 16 MHz	1250	—	
t_{FIRCSU}	CC	C	Fast internal RC oscillator start-up time	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$	—	1.1	2.0	μs
Δ_{FIRCPRE}	CC	C	Fast internal RC oscillator precision after software trimming of f_{FIRC}		—1	—	1	%
Δ_{FIRCTRIM}	CC	C	Fast internal RC oscillator trimming step	$T_A = 25^\circ\text{C}$	—	1.6	—	%
Δ_{FIRCVAR}	CC	C	Fast internal RC oscillator variation in temperature and supply with respect to f_{FIRC} at $T_A = 55^\circ\text{C}$ in high-frequency configuration		—	—5	5	%

1. $V_{\text{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. All values need to be confirmed during device validation.

3. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator (SIRC). This can be used as the reference clock for the RTC module.

Table 40. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
f_{SIRC}	CC	P	Slow internal RC oscillator low frequency	$T_A = 25^\circ\text{C}$, trimmed	—	128	—
	SR	—		—	100	—	150
$I_{\text{SIRC}}^{(3)}$	CC	C	Slow internal RC oscillator low frequency current	$T_A = 25^\circ\text{C}$, trimmed	—	—	5 μA
t_{SIRCSU}	CC	P	Slow internal RC oscillator start-up time	$T_A = 25^\circ\text{C}$, $V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$	—	8	12 μs
Δ_{SIRCPRE}	CC	C	Slow internal RC oscillator precision after software trimming of f_{SIRC}	$T_A = 25^\circ\text{C}$	-2	—	2
Δ_{SIRCTRIM}	CC	C	Slow internal RC oscillator trimming step	—	—	2.7	—
Δ_{SIRCVAR}	CC	P	Slow internal RC oscillator variation in temperature and supply with respect to f_{SIRC} at $T_A = 55^\circ\text{C}$ in high frequency configuration	High frequency configuration	-10	—	10 %

1. $V_{\text{DD}} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. All values need to be confirmed during device validation.


3. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.17 ADC electrical characteristics

4.17.1 Introduction

The device provides a 12-bit Successive Approximation Register (SAR) analog-to-digital converter.

Figure 11. ADC characteristics and error definitions



4.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c * C_S)$, where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S) and the sum of $R_S + R_F + R_L + R_{SW} + R_{AD}$, the external circuit must be designed to respect the [Equation 4](#):

Equation 4:

$$V_A \bullet \frac{R_S + R_F + R_L + R_{SW} + R_{AD}}{R_{EQ}} < \frac{1}{2} \text{ LSB}$$

[Equation 4](#) generates a constraint for external network design, in particular on a resistive path. Internal switch resistances (R_{SW} and R_{AD}) can be neglected with respect to external resistances.

Figure 12. Input equivalent circuit (precise channels)






Figure 13. Input equivalent circuit (extended channels)



A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit in [Figure 13](#)): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).

Figure 14. Transient behavior during sampling phase



In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5:

$$\tau_1 = (R_{SW} + R_{AD}) \cdot \frac{C_P \cdot C_S}{C_P + C_S}$$

[Equation 5](#) can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time t_s is always much longer than the internal time constant:

Equation 6:

$$\tau_1 < (R_{SW} + R_{AD}) \cdot C_S \ll t_s$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to [Equation 7](#):

Equation 7:

$$V_{A1} \cdot (C_S + C_{P1} + C_{P2}) = V_A \cdot (C_{P1} + C_{P2})$$

2. A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

Equation 8:

$$\tau_2 < R_L \cdot (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time t_s , a constraint on R_L sizing is obtained:

Equation 9:

$$10 \cdot \tau_2 = 10 \cdot R_L \cdot (C_S + C_{P1} + C_{P2}) < t_s$$


Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . [Equation 10](#) must be respected (charge balance assuming now C_S already charged at V_{A1}):

Equation 10:

$$V_{A2} \cdot (C_S + C_{P1} + C_{P2} + C_F) = V_A \cdot C_F + V_{A1} \cdot (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as anti-aliasing.

Figure 15. Spectral representation of input signal



Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (t_c). Again the conversion period t_c is longer than the sampling time t_s , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel); in conclusion it is evident that the time constant of the filter $R_F C_F$ is definitively much higher than the sampling time t_s , so the

charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive [Equation 11](#) between the ideal and real sampled voltage on C_S :

Equation 11:

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Equation 12:

$$C_F > 2048 \cdot C_S$$

4.17.3 ADC electrical characteristics

Table 41. ADC input leakage current

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
I_{LKG}	CC	Input leakage current	$T_A = -40^\circ\text{C}$	No current injection on adjacent pin	—	1	—	nA
			$T_A = 25^\circ\text{C}$		—	1	—	
			$T_A = 105^\circ\text{C}$		—	8	200	
			$T_A = 125^\circ\text{C}$		—	45	400	

Table 42. ADC conversion characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
V_{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V_{SS}) ⁽²⁾	—	—0.1	—	0.1	V
V_{DD_ADC}	SR	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V_{SS})	—	$V_{DD} - 0.1$	—	$V_{DD} + 0.1$	V
V_{AINx}	SR	Analog input voltage ⁽³⁾	—	$V_{SS_ADC} - 0.1$	—	$V_{DD_ADC} + 0.1$	V
f_{ADC}	SR	ADC analog frequency	$V_{DD} = 5.0\text{ V}$	3.33	—	$32 + 4\%$	MHz
			$V_{DD} = 3.3\text{ V}$	3.33	—	$20 + 4\%$	

Table 42. ADC conversion characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
Δ_{ADC_SYS}	SR	—	ADC clock duty cycle (ipg_clk) ADCLKSEL = 1 ⁽⁴⁾	45	—	55	%
t_{ADC_PU}	SR	—	ADC power up delay	—	—	1.5	μs
t_s	CC	T	Sampling time ⁽⁵⁾ $V_{DD} = 3.3\text{ V}$	$f_{ADC} = 20\text{ MHz}$, INPSAMP = 12	600	—	ns
				$f_{ADC} = 3.33\text{ MHz}$, INPSAMP = 255	—	—	76.2
	CC	T	Sampling time ⁽⁵⁾ $V_{DD} = 5.0\text{ V}$	$f_{ADC} = 24\text{ MHz}$, INPSAMP = 13	500	—	ns
				$f_{ADC} = 3.33\text{ MHz}$, INPSAMP = 255	—	—	76.2
t_c	CC	P	Conversion time ⁽⁶⁾ $V_{DD} = 3.3\text{ V}$	$f_{ADC} = 20\text{ MHz}$, INPCMP = 0	2.4	—	—
				$f_{ADC} = 13.33\text{ MHz}$, INPCMP = 0	—	—	3.6
	CC	P	Conversion time ⁽⁶⁾ $V_{DD} = 5.0\text{ V}$	$f_{ADC} = 32\text{ MHz}$, INPCMP = 0	1.5	—	—
				$f_{ADC} = 13.33\text{ MHz}$, INPCMP = 0	—	—	3.6
C_S	CC	D	ADC input sampling capacitance	—	—	5	pF
C_{P1}	CC	D	ADC input pin capacitance 1	—	—	3	pF
C_{P2}	CC	D	ADC input pin capacitance 2	—	—	1	pF
C_{P3}	CC	D	ADC input pin capacitance 3	—	—	1.5	pF
R_{SW1}	CC	D	Internal resistance of analog source	—	—	1	kΩ
R_{SW2}	CC	D	Internal resistance of analog source	—	—	2	kΩ
R_{AD}	CC	D	Internal resistance of analog source	—	—	0.3	kΩ
I_{INJ}	SR	—	Input current Injection	$V_{DD} = 3.3\text{ V} \pm 10\%$	-5	—	5
				$V_{DD} = 5.0\text{ V} \pm 10\%$	-5	—	5
$INLP$	CC	T	Absolute Integral non-linearity-precise channels	No overload	—	1	3
							LSB

Table 42. ADC conversion characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
INLX	CC	T	Absolute Integral non-linearity-extended channels	No overload	—	1.5	5	LSB
DNL	CC	T	Absolute Differential non-linearity	No overload	—	0.5	1	LSB
E _O	CC	T	Absolute Offset error	—	—	2	—	LSB
E _G	CC	T	Absolute Gain error	—	—	2	—	LSB
TUEP ⁽⁷⁾	CC	P	Total unadjusted error for precise channels, input only pins	Without current injection	-6	6	LSB	
		T	With current injection	-8	8			
TUEX ⁽⁷⁾	CC	T	Total unadjusted error for extended channel	Without current injection	-10	10	LSB	
		T	With current injection	-12	12			

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125^\circ\text{C}$, unless otherwise specified.
2. Analog and digital V_{SS} must be common (to be tied together externally).
3. V_{AINx} may exceed V_{SS_ADC} and V_{DD_ADC} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFFF.
4. Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.
5. During the sampling time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S . After the end of the sampling time t_S , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_S depend on programming.
6. This parameter does not include the sampling time t_S , but only the time for determining the digital result and the time to load the result's register with the conversion result.
7. Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

4.18 On-chip peripherals

4.18.1 Current consumption

Table 43. On-chip peripherals current consumption⁽¹⁾

Symbol	C	Parameter	Conditions	Typical value ⁽²⁾	Unit
I _{DD_BV(CAN)}	CC	CAN (FlexCAN) supply current on V_{DD_BV}	500 Kbyte/s	Total (static + dynamic) consumption: – FlexCAN in loop-back mode – XTAL at 8 MHz used as CAN engine clock source – Message sending period is 580 μs	8 * f _{periph} + 85 μA
			125 Kbyte/s	8 * f _{periph} + 27 μA	

Table 43. On-chip peripherals current consumption⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Typical value ⁽²⁾	Unit
$I_{DD_BV(eMIOs)}$	CC	eMIOs supply current on V_{DD_BV}	Static consumption: – eMIOs channel OFF – Global prescaler enabled	$29 * f_{periph}$	μA
			Dynamic consumption: – It does not change varying the frequency (0.003 mA)	3	μA
$I_{DD_BV(SCI)}$	CC	SCI (LINFlex) supply current on V_{DD_BV}	Total (static + dynamic) consumption: – LIN mode – Baudrate: 20 Kbyte/s	$5 * f_{periph} + 31$	μA
$I_{DD_BV(SPI)}$	CC	SPI (DSPI) supply current on V_{DD_BV}	Ballast static consumption (only clocked)	1	μA
			Ballast dynamic consumption (continuous communication): – Baudrate: 2 Mbit/s – Transmission every 8 μs – Frame: 16 bits	$16 * f_{periph}$	μA
$I_{DD_BV(ADC)}$	CC	ADC supply current on V_{DD_BV}	$V_{DD} = 5.5 V$	Ballast static consumption (no conversion)	$41 * f_{periph}$
				Ballast dynamic consumption (continuous conversion) ⁽³⁾	$5 * f_{periph}$
$I_{DD_HV_ADC(ADC)}$	CC	ADC supply current on $V_{DD_HV_ADC}$	$V_{DD} = 5.5 V$	Analog static consumption (no conversion)	$2 * f_{periph}$
				Analog dynamic consumption (continuous conversion)	$75 * f_{periph} + 32$
$I_{DD_HV(FLASH)}$	CC	CFlash + DFlash supply current on V_{DD_HV}	$V_{DD} = 5.5 V$	—	8.21
$I_{DD_HV(PLL)}$	CC	PLL supply current on V_{DD_HV}	$V_{DD} = 5.5 V$	—	$30 * f_{periph}$

1. Operating conditions: $T_A = 25^\circ C$, $f_{periph} = 8 \text{ MHz}$ to 48 MHz .

2. f_{periph} is an absolute value.

3. During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., $(41 + 5) * f_{periph}$.

4.18.2 DSPI characteristics

Table 44. DSPI characteristics⁽¹⁾

No.	Symbol	C	Parameter	DSPI0/DSPI1			Unit
				Min	Typ	Max	
1	t _{SCK}	SR	SCK cycle time	Master mode (MTFE = 0)	125	—	—
				Slave mode (MTFE = 0)	125	—	—
				Master mode (MTFE = 1)	83	—	—
				Slave mode (MTFE = 1)	83	—	—
—	f _{DSPI}	SR	D	DSPI digital controller frequency	—	—	f _{CPU} MHz
—	Δt _{CSC}	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode	Master mode	—	130 ⁽²⁾ ns
—	Δt _{ASC}	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→1	Master mode	—	130 ⁽²⁾ ns
2	t _{CSCext} ⁽³⁾	SR	D	CS to SCK delay	Slave mode	32	—
3	t _{ASCExt} ⁽⁴⁾	SR	D	After SCK delay	Slave mode	1/f _{DSPI} + 5	—
4	t _{SDC}	CC	D	SCK duty cycle	Master mode	—	t _{SCK} /2
		SR	D		Slave mode	t _{SCK} /2	—
5	t _A	SR	D	Slave access time	—	1/f _{DSPI} + 70	—
6	t _{DI}	SR	D	Slave SOUT disable time	—	7	—
9	t _{SUI}	SR	D	Data setup time for inputs	Master mode	43	—
					Slave mode	5	—
10	t _{HI}	SR	D	Data hold time for inputs	Master mode	0	—
					Slave mode	2 ⁽⁵⁾	—
11	t _{SUO} ⁽⁶⁾	CC	D	Data valid after SCK edge	Master mode	—	32
					Slave mode	—	52
12	t _{HO} ⁽⁶⁾	CC	D	Data hold time for outputs	Master mode	0	—
					Slave mode	8	—

1. Operating conditions: C_{OUT} = 10 to 50 pF, Slew_{IN} = 3.5 to 15 ns.
2. Maximum is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM pad.
3. The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{CSC} to ensure positive t_{CSCext}.
4. The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{ASC} to ensure positive t_{ASCExt}.
5. This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR.
6. SCK and SOUT configured as MEDIUM pad.



Figure 16. DSPI classic SPI timing – master, CPHA = 0**Figure 17. DSPI classic SPI timing – master, CPHA = 1**



Figure 18. DSPI classic SPI timing – slave, CPHA = 0**Figure 19.** DSPI classic SPI timing – slave, CPHA = 1





Figure 20. DSPI modified transfer format timing – master, CPHA = 0**Figure 21.** DSPI modified transfer format timing – master, CPHA = 1


Figure 22. DSPI modified transfer format timing – slave, CPHA = 0**Figure 23. DSPI modified transfer format timing – slave, CPHA = 1**

4.18.3 JTAG characteristics

Table 45. JTAG characteristics

No.	Symbol	C	Parameter	Value			Unit
				Min	Typ	Max	
1	t_{JCYC}	CC	D TCK cycle time	83.33	—	—	ns
2	t_{TDIS}	CC	D TDI setup time	15	—	—	ns
3	t_{TDIH}	CC	D TDI hold time	5	—	—	ns
4	t_{TMSS}	CC	D TMS setup time	15	—	—	ns
5	t_{TMSH}	CC	D TMS hold time	5	—	—	ns
6	t_{TDOV}	CC	D TCK low to TDO valid	—	—	49	ns
7	t_{TDOI}	CC	D TCK low to TDO invalid	6	—	—	ns

Figure 24. Timing diagram – JTAG boundary scan



5 Package characteristics

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

5.2 Package mechanical data

5.2.1 LQFP100

Figure 25. LQFP100 mechanical drawing




Table 46. LQFP100 mechanical data

Symbol	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	—	—	1.600	—	—	0.0630
A1	0.050	—	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	—	0.200	0.0035	—	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	—	12.000	—	—	0.4724	—
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	—	12.000	—	—	0.4724	—
e	—	0.500	—	—	0.0197	—
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	—	1.000	—	—	0.0394	—
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °
Tolerance	mm			inches		
ccc	0.080			0.0031		

1. Values in inches are converted from mm and rounded to 4 decimal digits.

5.2.2 LQFP64

Figure 26. LQFP64 mechanical drawing





Table 47. LQFP64 mechanical data

Symbol	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	—	—	1.6	—	—	0.0630
A1	0.05	—	0.15	0.0020	—	0.0059
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
c	0.09	—	0.2	0.0035	—	0.0079
D	11.8	12	12.2	0.4646	0.4724	0.4803
D1	9.8	10	10.2	0.3858	0.3937	0.4016
D3	—	7.5	—	—	0.2953	—
E	11.8	12	12.2	0.4646	0.4724	0.4803
E1	9.8	10	10.2	0.3858	0.3937	0.4016
E3	—	7.5	—	—	0.2953	—
e	—	0.5	—	—	0.0197	—
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1	—	1	—	—	0.0394	—
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	—	—	0.08	—	—	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

6 Ordering information

Figure 27. Ordering information scheme



Appendix A Abbreviations

Table 48 lists abbreviations used in this document.

Table 48. Abbreviations

Abbreviation	Meaning
APU	Auxilliary processing unit
CMOS	Complementary metal–oxide–semiconductor
CPHA	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
DAOC	Double action output compare
ECC	Error code correction
EVTO	Event out
GPIO	General purpose input/output
IPM	Input period measurement
IPWM	Input pulse width measurement
MB	Message buffer
MC	Modulus counter
MCB	Modulus counter buffered (up / down)
MCKO	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
NVUSRO	Non-volatile user options register
OPWFMB	Output pulse width and frequency modulation buffered
OPWMB	Output pulse width modulation buffered
OPWMCB	Center aligned output pulse width modulation buffered with dead time
OPWMT	Output pulse width modulation trigger
PWM	Pulse width modulation
SAIC	Single action input capture
SAOC	Single action output compare
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
TCK	Test clock input
TDI	Test data input

Table 48. Abbreviations (continued)

Abbreviation	Meaning
TDO	Test data output
TMS	Test mode select

Revision history

Table 49 summarizes revisions to this document.

Table 49. Document revision history

Date	Revision	Changes
09-Jul-2009	1	Initial release.
18-Feb-2010	2	<p>Updated the following tables:</p> <ul style="list-style-type: none"> - Absolute maximum ratings - Low voltage power domain electrical characteristics; - On-chip peripherals current consumption - DSPI characteristics; - JTAG characteristics; - ADC conversion characteristics; <p>Inserted a note on "Flash power supply DC characteristics" section.</p>
10-Aug-2010	3	<p>"Features" section: Updated information concerning eMIOS, ADC, LINFlex, Nexus and low power capabilities</p> <p>"SPC560D30, SPC560D40 device comparison" table: updated the "Execution speed" row</p> <p>"SPC560D30, SPC560D40 series block diagram" figure:</p> <ul style="list-style-type: none"> – updated max number of Crossbar Switches – updated Legend <p>"SPC560D30, SPC560D40 series block summary" table: added contents concerning the eDMA block</p> <p>"LQFP100 pin configuration (top view)" figure:</p> <ul style="list-style-type: none"> – removed alternate functions – updated supply pins <p>"LQFP64 pin configuration (top view)" figure: removed alternate functions</p> <p>Added "Pin muxing" section</p> <p>"NVUSRO register" section: Deleted "NVUSRO[WATCHDOG_EN] field description" section</p> <p>"Recommended operating conditions (3.3 V)" table:</p> <ul style="list-style-type: none"> – T_{VDD}: deleted min value – In footnote No. 3, changed capacitance value between V_{DD_BV} and V_{SS_LV} <p>"Recommended operating conditions (5.0 V)" table: deleted T_{VDD} min value</p> <p>"LQFP thermal characteristics" table: changed $R_{\theta JC}$ values</p> <p>"I/O input DC electrical characteristics" table:</p> <ul style="list-style-type: none"> – W_{FI}: updated max value – W_{NFI}: updated min value <p>"I/O consumption" table: removed I_{DYNSEG} row</p> <p>Added "I/O weight" table</p> <p>"Program and erase specifications (Code Flash)" table: deleted T_{Bank_C} row</p>

Table 49. Document revision history (continued)

Date	Revision	Changes
10-Aug-2010	3 (cont.)	<p>Updated the following tables:</p> <ul style="list-style-type: none"> – “Voltage regulator electrical characteristics” – “Low voltage monitor electrical characteristics” – “Low voltage power domain electrical characteristics” – “Start-up time/Switch-off time” – “Fast external crystal oscillator (4 to 16 MHz) electrical characteristics” – “FMPLL electrical characteristics” – “Fast internal RC oscillator (16 MHz) electrical characteristics” – “ADC conversion characteristics” – “On-chip peripherals current consumption” – “DSPI characteristics” <p>“DSPI characteristics” section: removed “DSPI PCS strobe (PCSS) timing” figure</p> <p>Updated “Order codes” table</p> <p>Added “Order codes for engineering samples” table</p> <p>Updated “Commercial product code structure” table</p>
16-Sep-2011	4	<p>Formatting and editorial changes throughout</p> <p>Device comparison table: for the “Total timer I/O eMIOS”, changed “13 ch” to “14 ch”</p> <p>SPC560D30/SPC560D40 series block summary:</p> <ul style="list-style-type: none"> – added definition for “AUTOSAR” acronym – changed “System watchdog timer” to “Software watchdog timer” <p>LQFP64 pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV</p> <p>Added section “Pad configuration during reset phases”</p> <p>Added section “Voltage supply pins”</p> <p>Added section “Pad types”</p> <p>Added section “System pins”</p> <p>Renamed and updated section “Functional ports” (was previously section “Pin muxing”); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</p> <p>Section “NVUSRO register”: edited content to separate configuration into electrical parameters and digital functionality</p> <p>Added section “NVUSRO[WATCHDOG_EN] field description”</p> <p>Absolute maximum ratings: Removed “C” column from table</p> <p>Replaced “TBD” with “—” in T_{VDD} min value cell of 3.3 V and 5 V recommended operating conditions tables</p> <p>LQFP thermal characteristics: removed $R_{\theta_{JB}}$ single layer board conditions; updated footnote 4</p> <p>I/O input DC electrical characteristics: removed footnote “All values need to be confirmed during device validation”; updated I_{LKG} characteristics</p>

Table 49. Document revision history (continued)

Date	Revision	Changes
16-Sep-2011	4 (cont.)	<p>MEDIUM configuration output buffer electrical characteristics: changed “$I_{OH} = 100 \mu A$” to “$I_{OL} = 100 \mu A$” in V_{OL} conditions</p> <p>I/O consumption: replaced instances of “Root medium square” with “Root mean square”</p> <p>Updated section “Voltage regulator electrical characteristics”</p> <p>Section “Low voltage detector electrical characteristics”: changed title (was “Voltage monitor electrical characteristics”); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of “Low voltage monitor” with “Low voltage detector”; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</p> <p>Updated and renamed section “Power consumption” (was previously section “Low voltage domain power consumption”)</p> <p>Program and erase specifications (code flash): updated symbols; updated t_{esus} values</p> <p>Updated Flash memory read access timing</p> <p>EMI radiated emission measurement: updated S_{EMI} values</p> <p>Updated FMPLL electrical characteristics</p> <p>Crystal oscillator and resonator connection scheme: inserted footnote about possibly requiring a series resistor</p> <p>Fast internal RC oscillator (16 MHz) electrical characteristics: updated t_{FIRCSU} values</p> <p>Section “Input impedance and ADC accuracy”: changed “V_A/V_{A2}” to “V_{A2}/V_A” in Equation 13</p> <p>ADC conversion characteristics:</p> <ul style="list-style-type: none"> – updated conditions for sampling time $V_{DD} = 5.0 \text{ V}$ – updated conditions for conversion time $V_{DD} = 5.0 \text{ V}$ <p>Updated Abbreviations</p> <p>Removed Order codes tables.</p>
01-Dec-2011	5	Replaced “TBD” with “8.21 mA” in $I_{DD_HV(FLASH)}$ cell of On-chip peripherals current consumption table

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com