


M24C64-A125

Automotive 64-Kbit serial I²C bus EEPROM with 1 MHz clock

Datasheet - preliminary data

Features

- Compatible with all I²C bus modes
 - 1 MHz
 - 400 kHz
 - 100 kHz
- Memory array
 - 64 Kbit (8 Kbytes) of EEPROM
 - Page size: 32 bytes
 - Additional Write lockable page (Identification page)
- Extended temperature and voltage ranges - -40 °C to 125 °C; 1.8 V to 5.5 V
- Schmitt trigger inputs for noise filtering
- Short Write cycle time
 - Byte Write within 4 ms
 - Page Write within 4 ms
- Write cycle endurance
 - 4 million Write cycles at 25 °C
 - 1.2 million Write cycles at 85 °C
 - 600 k Write cycles at 125 °C
- Data retention
 - 40 years at 55 °C
 - 100 years at 25 °C
- ESD Protection (Human Body Model)
 - 4000 V
- Packages
 - RoHS compliant and halogen-free (ECOPACK[®])



Contents

1	Desc	cription						
2	Sign	al desc	ription					
	2.1	Serial	Clock (SCL)					
	2.2	Serial	Data (SDA)					
	2.3	Chip E	nable (E2, E1, E0)					
	2.4	Write 0	Control (WC)					
	2.5	V _{SS} (g	round)					
	2.6		v voltage (V _{CC}) 9					
3	Devi	ce oper	ation					
	3.1	Start condition						
	3.2	Stop c	Stop condition					
	3.3	Data input						
	3.4	Acknowledge bit (ACK) 11						
	3.5	Device addressing 12						
	3.6	Identifi	Identification page					
4	Instr	uctions						
	4.1	Write of	operations					
		4.1.1	Byte Write					
		4.1.2	Page Write					
		4.1.3	Write Identification Page18					
		4.1.4	Lock Identification Page					
		4.1.5	Minimizing Write delays by polling on ACK					
	4.2	Read	operations					
		4.2.1	Random Address Read					
		4.2.2	Current Address Read					
		4.2.3	Sequential Read					
		4.2.4	Read Identification Page					
		4.2.5 4.2.6	Read the lock status					
		4.2.0	Acknowledge in Read mode					



5	Appli	cation o	lesign recommendations 23	3
	5.1	Supply	voltage	3
		5.1.1	Operating supply voltage V _{CC}	3
		5.1.2	Power-up conditions	3
		5.1.3	Power-down	3
	5.2	Cycling	with Error Correction Code (ECC) 24	4
6	Delive	ery state	e 28	5
7	Maxin	num rat	ing	5
8	DC ar	nd AC p	arameters	6
9	Packa	age med	chanical data	2
10	Part r	numberi	ng	5
11	Revis	ion hist	tory	5



List of tables

Table 1.	Signal names
Table 2.	Device select code
Table 3.	Significant bits within the two address bytes
Table 4.	Device identification bytes
Table 5.	Absolute maximum ratings
Table 6.	Cycling performance by groups of four bytes
Table 7.	Operating conditions (voltage range R) 26
Table 8.	AC measurement conditions
Table 9.	Input parameters
Table 10.	DC characteristics
Table 11.	400 kHz AC characteristics
Table 12.	1 MHz AC characteristics
Table 13.	TSSOP8 – 8-lead thin shrink small outline, package mechanical data
Table 14.	SO8N – 8 lead plastic small outline, 150 mils body width, package data
Table 15.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead
	2 x 3 mm, data
Table 16.	Ordering information scheme
Table 17.	Document revision history



List of figures

Figure 1.	Logic diagram
Figure 2.	8-pin package connections
Figure 3.	Device select code
Figure 4.	I ² C bus protocol
Figure 5.	Write mode sequences with $\overline{WC} = 0$ (data write enabled)
Figure 6.	Write mode sequences with $\overline{WC} = 1$ (data write inhibited)
Figure 7.	Write cycle polling flowchart using ACK 19
Figure 8.	Read mode sequences
Figure 9.	AC measurement I/O waveform
Figure 10.	Maximum R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I ² C
U U	bus at maximum frequency f _C = 400 kHz
Figure 11.	Maximum R_{bus} value versus bus parasitic capacitance C_{bus}) for an l^2C
U U	bus at maximum frequency $f_c = 1$ MHz
Figure 12.	AC waveforms
Figure 13.	TSSOP8 – 8-lead thin shrink small outline, package outline
Figure 14.	SO8N – 8 lead plastic small outline, 150 mils body width, package outline
Figure 15.	UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat no lead, package outline 34




1 Description

The M24C64-A125 is a 64-Kbit serial EEPROM Automotive grade device operating up to 125 °C. The M24C64-A125 is compliant with the very high level of reliability defined by the Automotive standard AEC-Q100 grade 1.

The device is accessed by a simple serial I²C compatible interface running up to 1 MHz.

The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M24C64-A125 is a byte-alterable memory (8192×8 bits) organized as 256 pages of 32 bytes in which the data integrity is significantly improved with an embedded Error Correction Code logic.

The M24C64-A125 offers an additional Identification Page (32 bytes) in which the ST device identification can be read. This page can also be used to store sensitive application parameters which can be later permanently locked in read-only mode.









٦

Signal name	Function	Direction
E2, E1, E0	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V _{CC}	Supply voltage	
V _{SS}	Ground	

Table 1.Signal names

Figure 2. 8-pin package connections

E1 [2 7] WC E2 [3 6] SCL V _{SS} [4 5] SDA _{Al01845f}
--

1. See Section 9: Package mechanical data for package dimensions, and how to identify pin 1.



2 Signal description

2.1 Serial Clock (SCL)

The signal applied on this input is used to strobe the data available on SDA(in) and to output the data on SDA(out).


2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected between SDA and V_{CC} (*Figure 10* indicates how to calculate the value of the pull-up resistor).

2.3 Chip Enable (E2, E1, E0)

(E2,E1,E0) input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code (see *Table 2*). These inputs must be tied to V_{CC} or V_{SS} , as shown in *Figure 3*. When not connected (left floating), these inputs are read as low (0).





2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (\overline{WC}) is driven high. Write operations are enabled when Write Control (\overline{WC}) is either driven low or left floating.

When Write Control (\overline{WC}) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.



2.5 V_{SS} (ground)

 V_{SS} is the reference for the V_{CC} supply voltage.

2.6 Supply voltage (V_{CC})

VCC is the supply voltage pin.




3 Device operation

The device supports the I^2C protocol (see *Figure 4*).

The $\rm I^2C$ bus is controlled by the bus master and the device is always a slave in all communications.

The device (bus master or a slave) that sends data on to the bus is defined as a transmitter; the device (bus master or a slave) is defined as a receiver when reading the data.

Figure 4. I²C bus protocol



3.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

3.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

3.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

3.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.



3.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, as shown in *Table 2*.

The device select code consists of a 4-bit device type identifier and a 3-bit Chip Enable address (E2, E1, E0). A device select code handling any value other than 1010b (to select the memory) or 1011b (to select the Identification page) is not acknowledged by the memory device.

Up to eight memory devices can be connected on a single I^2C bus. Each one is given a unique 3-bit code on the Chip Enable (E2, E1, E0) inputs. When the device select code is received, the memory device only responds if the Chip Enable Address is the same as the value decoded on the E2, E1, E0 inputs.

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

	Device type identifier ⁽¹⁾				Chip Enable address ⁽²⁾			RW
	b7	b6	b5	b4	b3	b2	b1	b0
When accessing the memory	1	0	1	0	E2	E1	E0	RW
When accessing the Identification page	1	0	1	1	E2	E1	E0	R₩

Table 2. Device select code

1. The most significant bit, b7, is sent first.

2. E0, E1 and E2 bits are compared with the value read on input pins E0,E1,E2.

If a match occurs on the device select code, the corresponding memory device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the memory device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

Once the memory device has acknowledged the device select code (*Table 2*), the memory device waits for the master to send two address bytes (most significant address byte sent first, followed by the least significant address byte (*Table 3*). The memory device responds to each address byte with an acknowledge bit.



		Mem (Device type 1010	identifier =	= Identification page (Device type identifier = 1011b)			
		Random Address Read	Write	Read Identification page	Write Identification page	Lock Identification page	Read lock status
	b15	Х	Х	Х	Х	Х	Х
	b14	Х	Х	Х	Х	Х	х
ant te	b13	Х	Х	х	Х	Х	Х
Most significant address byte	b12	A12	A12	Х	Х	Х	х
	b11	A11	A11	Х	Х	х	х
Mos ad	b1 0	A10	A10	Х	0	1	0
	b9	A9	A9	X	Х	Х	х
	b8	A8	A8	Х	Х	Х	х
	b7	A7	A7	Х	Х	Х	х
	b6	A6	A6	X	Х	Х	х
ant te	b5	A5	A5	Х	Х	х	х
jnific s by	b4	A4	A4	A4	A4	х	х
Least significant address byte	b3	A3	A3	A3	A3	Х	Х
Lea: ad	b2	A2	A2	A2	A2	Х	Х
	b1	A1	A1	A1	A1	Х	Х
	b0	A 0	A 0	A0	A 0	х	Х

Table 3.Significant bits within the two address bytes

1. A: significant address bit.

2. X: bit is Don't Care.

3.6 Identification page

The M24C64-A125 offers an Identification Page (32 bytes) in addition to the 64 Kbit memory. This page can be used for several purposes:

- Device identification: the three first bytes of the Identification page are programmed by STMicroelectronics with the Device identification code, as shown in *Table 4*.
- Storage of specific parameters: each byte in the Identification page can be written if the Identification page is not permanently locked in Read-only mode.
- Write protection: once the application-specific parameters are written in the Identification page, the whole Identification page can be permanently locked in read only mode.

Read, write and lock Identification Page are detailed in *Section 4: Instructions*.



Address in Identification page	Content	Value
00h	ST manufacturer code	20h
01h	I ² C family code	E0h
02h	Memory density code	0Dh (64 Kbit)

 Table 4.
 Device identification bytes



4 Instructions

4.1 Write operations

For a Write operation, the bus master sends a Start condition followed by a device select code with the R/W bit reset to 0. The device acknowledges this, as shown in *Figure 5*, and waits for the master to send two address bytes (most significant address byte sent first, followed by the least significant address byte (*Table 3*). The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the "10th bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle t_W is then triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

After the successful completion of an internal Write cycle (t_W) , the device internal address counter is automatically incremented to point to the next byte after the last modified byte.


If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are *not* acknowledged, as shown in *Figure 6*.



4.1.1 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (\overline{WC}) being driven high, the device replies with NoAck, and the location is not modified (see *Figure 6*). If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 5*.

Figure 5. Write mode sequences with $\overline{WC} = 0$ (data write enabled)





4.1.2 Page Write

The Page Write mode allows up to $N^{(a)}$ bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, A15/A5, are the same. If more bytes are sent than will fit up to the end of the page, a condition known as "roll-over" occurs. In case of roll-over, the first bytes of the page are overwritten.

The bus master sends from 1 to $N^{(a)}$ bytes of data, each of which is acknowledged by the device if Write Control (\overline{WC}) is low. If Write Control (\overline{WC}) is high, the contents of the addressed memory location are not modified, and each data byte received by the device is not acknowledged, as shown in *Figure 6*. After each byte is transferred, the internal byte address counter is incremented. The transfer is terminated by the bus master generating a Stop condition.




Figure 6. Write mode sequences with $\overline{WC} = 1$ (data write inhibited)

a. N is the number of bytes in a page.



4.1.3 Write Identification Page

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- Most significant address bits A15/A5 are don't care, except for address bit A10 which must be "0". Least significant address bits A4/A0 define the byte location inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

4.1.4 Lock Identification Page

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care




4.1.5 Minimizing Write delays by polling on ACK

The maximum Write time (t_w) is shown in AC characteristics tables in *Section 8: DC and AC parameters*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in *Figure 7*, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).


Figure 7. Write cycle polling flowchart using ACK



4.2 Read operations

Read operations are performed independently of the state of the Write Control (\overline{WC}) signal.

After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.



4.2.1 Random Address Read

The Random Address Read is a sequence composed of a truncated Write sequence (to define a new address pointer value, see *Table 3*) followed by a current Read.

The Random Address Read sequence is therefore the sum of [Start + Device Select code with RW=0 + two address bytes] (without Stop condition, as shown in *Figure 8*)] and [Start condition + Device Select code with RW=1]. The memory device acknowledges the sequence and then outputs the contents of the addressed byte. To terminate the data transfer, the bus master does not acknowledge the last data byte and then issues a Stop condition.



4.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte pointed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 8*, *without* acknowledging the byte.

Note that the address counter value is defined by instructions accessing either the memory or the Identification page. When accessing the Identification page, the address counter value is loaded with the Identification page byte location, when accessing the memory, it is safer to always use the Random Address Read instruction (this instruction loads the address counter with the byte location to read in the memory) instead of the Current Address Read instruction.

4.2.3 Sequential Read

A sequential Read can be used after a Current Address Read or a Random Address Read.

After a Read instruction, the device can continue to output the next byte(s) in sequence if the bus master sends additional clock pulses and if the bus master does acknowledge each transmitted data byte. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and must generate a Stop condition, as shown in *Figure 8*.

The sequential read is controlled with the device internal address counter which is automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

4.2.4 Read Identification Page

The Identification Page can be read by issuing a Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The most significant address bits A15/A5 are don't care and the least significant address bits A4/A0 define the byte location inside the Identification page. The number of bytes to read in the ID page must not exceed the page boundary.

4.2.5 Read the lock status

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit after the data byte if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic,
- Stop: the device is then set back into Standby mode by the Stop condition.



4.2.6 Acknowledge in Read mode

For all Read instructions, the device waits, after each byte sent out, for an acknowledgment during the 9th bit time. If the bus master does not send the Acknowledge (the master drives SDA high during the 9th bit time), the device terminates the data transfer and enters its Standby mode.



5 Application design recommendations

5.1 Supply voltage

5.1.1 Operating supply voltage V_{CC}

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC} (min), V_{CC} (max)] range must be applied (see *Table 7*).

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal Write cycle (t_W). In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V_{CC}/V_{SS} package pins.

5.1.2 Power-up conditions

When the power supply is turned on, the V_{CC} voltage has to rise continuously from 0 V up to the minimum V_{CC} operating voltage defined in *Table 7*.

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until V_{CC} reaches the internal threshold voltage (this threshold is defined in the DC characteristic *Table 10* as V_{RES}).

When V_{CC} passes over the POR threshold, the device is reset and in the following state:

- in the Standby power mode
- deselected

As soon as the V_{CC} voltage has reached a stable value within the [V_{CC}(min), V_{CC}(max)] range (defined in *Table 7*), the device is ready for operation.

5.1.3 Power-down

During power-down (continuous decrease in the V_{CC} supply voltage below the minimum V_{CC} operating voltage defined in *Table 7*), the device must be in Standby power mode (that is after a STOP condition or after the completion of the Write cycle t_W if an internal Write cycle is in progress).



5.2 Cycling with Error Correction Code (ECC)

The Error Correction Code (ECC) is an internal logic function which is transparent for the I^2C communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes^(b). Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group^(b). As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in *Table 6*.

Example 1: maximum cycling limit reached with 1 million cycles per byte

Each byte of a group can be equally cycled 1 million times (at 25 °C) so that the group cycling budget is 4 million cycles.

Example 2: maximum cycling limit reached with unequal byte cycling

Inside a group, byte0 can be cycled 2 million times, byte1 can be cycled 1 million times, byte2 and byte3 can be cycled 500,000 times, so that the group cycling budget is 4 million cycles.



b. A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.

6 Delivery state

The device is delivered with:

- the memory array set to all 1s (each byte = FFh),
- Identification page:
 - the first three bytes define the device identification (value defined in Table 4)
 - the 29 following bytes set to FFh.

7 Maximum rating

Stressing the device outside the ratings listed in *Table 5* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature	-40	130	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Lead temperature during soldering	see i	see note (1)	
V _{IO}	Input or output range	-0.50	6.5	V
I _{OL}	DC output current (SDA = 0)	-	5	mA
V _{CC}	Supply voltage	-0.50	6.5	V
V_{ESD}	Electrostatic pulse (Human Body model) ⁽²⁾	-	4000	V

Table 5.Absolute maximum ratings

1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

2. Positive and negative pulses applied on pin pairs, according to AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1=100 pF, R1=1500 Ω , R2=500 Ω)



8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

 Table 6.
 Cycling performance by groups of four bytes

Symbol	Parameter	Test condition	Min.	Max.	Unit
	Write cycle endurance ⁽¹⁾	TA \leq 25 °C, 1.8 V < V _{CC} < 5.5 V		4,000,000	
Ncycle		TA = 85 °C, 1.8 V < V _{CC} < 5.5 V		1,200,000	Write cvcle ⁽²⁾
		TA = 125 °C, 1.8 V < V _{CC} < 5.5 V		600,000	- ,

 The Write cycle endurance is defined for groups of four data bytes located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3] where N is an integer, or for the status register byte (refer also to *Section 5.2: Cycling with Error Correction Code (ECC)*). The Write cycle endurance is defined by characterization and qualification.

2. A Write cycle is executed when either a Page Write, a Byte Write, a Write Identification Page or a Lock Identification Page instruction is decoded. When using those Write instructions, refer also to Section 5.2: Cycling with Error Correction Code (ECC).


Table 7.Operating conditions (voltage range R)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	1.8	5.5	V
T _A	Ambient operating temperature	-40	125	°C

Table 8. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C _{bus}	Load capacitance	100		pF
	SCL input rise/fall time, SDA input fall time		50	ns
	Input levels	0.2 V _{CC} t	o 0.8 V _{CC}	V
	Input and output timing reference levels	o 0.7 V _{CC}	V	

Figure 9. AC measurement I/O waveform





Symbol	Parameter ⁽¹⁾	Test condition	Min.	Max.	Unit
C _{IN}	Input capacitance (SDA)			8	pF
C _{IN}	Input capacitance (other pins)			6	pF
ZL	Input impedance (E2, E1, E0, WC) ⁽²⁾	V_{IN} < 0.3 V_{CC}	30		kΩ
Z _H		$V_{IN} > 0.7 V_{CC}$	500		kΩ

Table 9.Input parameters

1. Characterized only, not tested in production.

2. E2, E1, E0 input impedance when the memory is selected (after a Start condition).

Symbol	Parameter	Test conditions (in addition to those in <i>Table 7</i> and <i>Table 8</i>)	Min.	Max.	Unit
ILI	Input leakage current (SCL, SDA, E2, E1, E0)	V _{IN} = V _{SS} or V _{CC} device in Standby mode		± 2	μA
I _{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $\rm V_{SS}$ or $\rm V_{CC}$		± 2	μA
I _{CC}	Supply current (Read)			2	mA
I _{CC0}	Supply current (Write)	During t _W		2	mA
I _{CC1}	Standby supply current	Device not selected ⁽¹⁾ , $V_{IN} = V_{SS} \text{ or } V_{CC}$		10	μA
V _{IL}	Input low voltage (SCL, SDA, WC)		-0.45	0.3 V _{CC}	V
V	Input high voltage (SCL, SDA)		0.7 V _{CC}	6.5	V
V _{IH}	Input high voltage (WC, E2, E1, E0)		0.7 V _{CC}	V _{CC} +0.6	V
V _{OL}	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V or}$ $I_{OL} = 3 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	V
·OL		I _{OL} = 1 mA, V _{CC} = 1.8 V		0.3	V
$V_{\text{RES}}^{(1)}$	Internal reset threshold voltage		0.5	1.3	V

Table 10. DC characteristics

1. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t_W (t_W is triggered by the correct decoding of a Write instruction).

Table 11.	400 KHZ AC CHARACTERISTICS					
Symbol	Alt.	Parameter ⁽¹⁾	Min.	Max.	Unit	
f _C	f _{SCL}	Clock frequency	-	400	kHz	
t _{CHCL}	t _{HIGH}	Clock pulse width high	600	-	ns	
t _{CLCH}	t _{LOW}	Clock pulse width low	1300	-	ns	
t _{QL1QL2} (2)	t _F	SDA (out) fall time ⁽³⁾	20	120	ns	
t _{XH1XH2}	t _R	Input signal rise time	(4)	(4)	ns	
t _{XL1XL2}	t _F	Input signal fall time	(4)	(4)	ns	
t _{DXCX}	t _{SU:DAT}	Data in set up time	100	-	ns	
t _{CLDX}	t _{HD:DAT}	Data in hold time	0	-	ns	
t _{CLQX} ⁽⁵⁾	t _{DH}	Data out hold time	100	-	ns	
t _{CLQV} ⁽⁶⁾	t _{AA}	Clock low to next data valid (access time)	-	900	ns	
t _{CHDL}	t _{SU:STA}	Start condition setup time	600	-	ns	
t _{DLCL}	t _{HD:STA}	Start condition hold time	600	-	ns	
t _{CHDH}	t _{SU:STO}	Stop condition set up time	600	-	ns	
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start condition	1300	-	ns	
t _{WLDL} ⁽⁷⁾⁽²⁾	t _{SU:WC}	$\overline{\text{WC}}$ set up time (before the Start condition)	0	-	μs	
t _{DHWH} (8)(2)	t _{HD:WC}	WC hold time (after the Stop condition)	1	-	μs	
t _W	t _{WR}	Write time	-	4	ms	
t _{NS} ⁽²⁾		Pulse width ignored (input filter on SCL and SDA) - single glitch	-	80	ns	

Table 11.400 kHz AC characteristics

1. Test conditions (in addition to those in *Table 7* and *Table 8*).

2. Characterized value, not tested in production.

3. With $C_{L} = 10 \text{ pF}$.

4. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the l²C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when $f_C < 400$ kHz.

5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

6. t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either $0.3V_{CC}$ or $0.7V_{CC}$, assuming that $R_{bus} \times C_{bus}$ time constant is within the values specified in *Figure 10*.

7. \overline{WC} =0 set up time condition to enable the execution of a WRITE command.

8. $\overline{\text{WC}}$ =0 hold time condition to enable the execution of a WRITE command.



Symbol	Alt.	Parameter ⁽¹⁾	Min.	Max.	Unit
-				-	
f _C	f _{SCL}	Clock frequency	0	1	MHz
t _{CHCL}	t _{HIGH}	Clock pulse width high	260	-	ns
t _{CLCH}	t _{LOW}	Clock pulse width low	400	-	ns
t _{XH1XH2}	t _R	Input signal rise time	(2)	(2)	ns
t _{XL1XL2}	t _F	Input signal fall time	(2)	(2)	ns
t _{QL1QL2} ⁽³⁾	t _F	SDA (out) fall time	-	120	ns
t _{DXCX}	t _{SU:DAT}	Data in setup time	50	-	ns
t _{CLDX}	t _{HD:DAT}	Data in hold time	0	-	ns
t _{CLQX} ⁽⁴⁾	t _{DH}	Data out hold time	100	-	ns
t _{CLQV} ⁽⁵⁾	t _{AA}	Clock low to next data valid (access time)	-	450	ns
t _{CHDL}	t _{SU:STA}	Start condition setup time	250	-	ns
t _{DLCL}	t _{HD:STA}	Start condition hold time	250	-	ns
t _{CHDH}	t _{SU:STO}	Stop condition setup time	250	-	ns
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start condition	500	-	ns
t _{WLDL} ^{(6) (3)}	t _{SU:WC}	\overline{WC} set up time (before the Start condition)	0	-	μs
t _{DHWH} ^{(7) (3)}	t _{HD:WC}	WC hold time (after the Stop condition)	1	-	μs
t _W	t _{WR}	Write time	-	4	ms
t _{NS} ⁽³⁾		Pulse width ignored (input filter on SCL and SDA)	-	80	ns

Table 12. 1 MHz AC characteristics

1. Test conditions (in addition to those in *Table 7* and *Table 8*).


2. There is no min. or max. values for the input signal rise and fall times. However, it is recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 120 ns when $f_C < 1$ MHz.

- 3. Characterized only, not tested in production.
- 4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- 5. t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V_{CC} or 0.7 V_{CC}, assuming that the Rbus × Cbus time constant is within the values specified in *Figure 11*.

6. $\overline{\text{WC}}$ =0 set up time condition to enable the execution of a WRITE command.

7. $\overline{\text{WC}}$ =0 hold time condition to enable the execution of a WRITE command.









Figure 11. Maximum R_{bus} value versus bus parasitic capacitance C_{bus}) for an I^2C bus at maximum frequency $f_C = 1MHz$








Figure 12. AC waveforms



Doc ID 023023 Rev 2

9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.




Figure 13. TSSOP8 – 8-lead thin shrink small outline, package outline

1. Drawing is not to scale.

0		millimeters			inches ⁽¹⁾	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
С		0.090	0.200		0.0035	0.0079
СР			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	-	_	0.0256	_	_
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°

Table 13. TSSOP8 – 8-lead thin shrink small outline, package mechanical data

1. Values in inches are converted from mm and rounded to four decimal digits.

Doc ID 023023 Rev 2






Figure 14. SO8N – 8 lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.


Table 14.	SO8N – 8 lead plastic small outline, 150 r	mils body width, package data
-----------	--	-------------------------------

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.750			0.0689
A1		0.100	0.250		0.0039	0.0098
A2		1.250			0.0492	
b		0.280	0.480		0.0110	0.0189
с		0.170	0.230		0.0067	0.0091
CCC			0.100			0.0039
D	4.900	4.800	5.000	0.1929	0.1890	0.1969
E	6.000	5.800	6.200	0.2362	0.2283	0.2441
E1	3.900	3.800	4.000	0.1535	0.1496	0.1575
е	1.270			0.0500		
h		0.250	0.500		0.0098	0.0197
k		0°	8°		0°	8°
L		0.400	1.270		0.0157	0.0500
L1	1.040			0.0409		

1. Values in inches are converted from mm and rounded to four decimal digits.



Figure 15. UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat no lead, package outline



1. Drawing is not to scale.

2. The central pad (the area E2 by D2 in the above illustration) is internally pulled to V_{SS}. It must not be connected to any other voltage or signal line on the PCB, for example during the soldering process.

Table 15.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead
	2 x 3 mm, data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Тур	Min	Мах	Тур	Min	Мах
А	0.550	0.450	0.600	0.0217	0.0177	0.0236
A1	0.020	0.000	0.050	0.0008	0.0000	0.0020
b	0.250	0.200	0.300	0.0098	0.0079	0.0118
D	2.000	1.900	2.100	0.0787	0.0748	0.0827
D2 (rev MC)		1.200	1.600		0.0472	0.0630
E	3.000	2.900	3.100	0.1181	0.1142	0.1220
E2 (rev MC)		1.200	1.600		0.0472	0.0630
е	0.500			0.0197		
K (rev MC)		0.300			0.0118	
L		0.300	0.500		0.0118	0.0197
L1			0.150			0.0059
L3		0.300			0.0118	
eee ⁽²⁾		0.080			0.0031	

1. Values in inches are converted from mm and rounded to four decimal digits.


2. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.



Part numbering 10

Table 16. Ordering information scheme

Example:



/K = Manufacturing technology code

- 1. RoHS-compliant and halogen-free (ECOPACK2[®])
- The high reliability certified flow (HRCF) is described in quality note QNEE9801. Please ask your nearest ST sales office for a copy. 2.

For a list of available options (speed, package, etc.) or for further information on any aspect of the devices, please contact your nearest ST sales office.



11 Revision history

Date	Revision	Changes
23-Apr-2012	1	Initial release.
30-Jul-2012	2	Updated Features (modes), Section 3.5: Device addressing, Section 4.1.3: Write Identification Page, Section 4.1.4: Lock Identification Page, Section 4.2.1: Random Address Read, Section 4.2.2: Current Address Read and Section 4.2.4: Read Identification Page. Added Table 3: Significant bits within the two address bytes. Deleted Table 4: Most significant address byte and Table 5: Least significant address byte.

Table 17.Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 023023 Rev 2