


## 5 V low drop voltage regulator

### Features

Max DC supply voltage	$V_S$	40 V
Max output voltage tolerance	$\Delta V_0$	+/-2%
Max dropout voltage	$V_{dp}$	500 mV
Output current	$I_0$	300 mA
Quiescent current	$I_{qn}$	5 $\mu$ A <sup>(1)</sup> 55 $\mu$ A <sup>(2)</sup>

1. Typical value with regulator disabled.
2. Typical value with regulator enabled.

- Operating DC supply voltage range  
5.6 V to 40 V
- Low dropout voltage
- 300 mA current capability
- Low quiescent current
- Very low consumption mode
- Precision output voltage 5 V +/- 2%
- Reset circuit sensing the output voltage
- Programmable reset pulse delay with external capacitor
- Early warning
- Very wide stability range with low value output capacitor
- Thermal shutdown and short circuit protection
- Wide temperature range ( $T_j = -40^\circ\text{C}$  to  $150^\circ\text{C}$ )
- Enable input for enabling / disabling the voltage regulator



### Description

L5300GJ is a low dropout linear regulator with microprocessor control functions such as power on reset, low voltage reset, early warning, ON/OFF control. Typical quiescent current is 55  $\mu$ A in very low output current mode and enabled regulator. It drops to 5  $\mu$ A with not enabled regulator.

On-chip trimming results in high output voltage accuracy (2%). Accuracy is kept over wide temperature range, line and load variation. Early warning circuit monitors the input voltage and compares it with an internal voltage reference.

The maximum input voltage is 40 V. The maximum output current is internally limited.

Internal temperature protection disables the voltage regulator output. In addition, only low value ceramic capacitor on output is required for stability (equal or above 220 nF).

**Table 1. Device summary**

Package	Order codes	
	Tube	Tape and reel
PowerSSO-12	L5300GJ	L5300GJTR

## Contents

<b>1</b>	<b>Block diagram and pins description</b>	<b>5</b>
<b>2</b>	<b>Electrical specifications</b>	<b>7</b>
2.1	Absolute maximum ratings	7
2.2	Thermal data	7
2.3	Electrical characteristics	8
2.4	Electrical characteristics curves	11
<b>3</b>	<b>Application information</b>	<b>15</b>
3.1	Voltage regulator	15
3.2	Reset	17
3.3	Early warning	17
3.4	Enable	18
<b>4</b>	<b>Package and PCB thermal data</b>	<b>19</b>
<b>5</b>	<b>Package and packing information</b>	<b>22</b>
5.1	ECOPACK®	22
5.2	PowerSSO-12 mechanical data	22
5.3	PowerSSO-12 packing information	24
<b>6</b>	<b>Revision history</b>	<b>25</b>

## List of tables


Table 1.	Device summary .....	1
Table 2.	Pins description .....	6
Table 3.	Absolute maximum ratings .....	7
Table 4.	Thermal data .....	7
Table 5.	General .....	8
Table 6.	Reset .....	9
Table 7.	Early warning .....	9
Table 8.	Enable .....	9
Table 9.	PowerSSO-12 thermal parameter .....	21
Table 10.	PowerSSO-12 mechanical data .....	23
Table 11.	Document revision history .....	25


## List of figures

Figure 1.	Block diagram .....	5
Figure 2.	Configuration diagram (top view) .....	6
Figure 3.	Output voltage vs $T_j$ .....	11
Figure 4.	Output voltage vs $V_S$ .....	11
Figure 5.	Output voltage vs $V_{En}$ .....	11
Figure 6.	Drop voltage vs. output current .....	11
Figure 7.	Current consumption vs. output current .....	11
Figure 8.	Current consumption vs. output current (at light load condition). . . . .	11
Figure 9.	Current consumption vs input voltage ( $I_o = 0.1$ mA).....	12
Figure 10.	Current consumption vs input voltage ( $I_o = 100$ mA) .....	12
Figure 11.	Current limitation vs $T_j$ .....	12
Figure 12.	Current limitation vs input voltage.....	12
Figure 13.	Short-circuit current vs $T_j$ .....	12
Figure 14.	Short-circuit current vs input voltage .....	12
Figure 15.	$V_{En\_high}$ vs $T_j$ .....	13
Figure 16.	$V_{En\_low}$ vs $T_j$ .....	13
Figure 17.	$V_{Rth}$ vs $T_j$ .....	13
Figure 18.	$V_{Rth}$ vs $T_j$ .....	13
Figure 19.	$V_{EWi\_thh}$ vs $T_j$ .....	13
Figure 20.	$V_{EWi\_thl}$ vs $T_j$ .....	13
Figure 21.	$I_{cr}$ vs $T_j$ .....	14
Figure 22.	$I_{dr}$ vs $T_j$ .....	14
Figure 23.	Application schematic.....	15
Figure 24.	Stability region .....	16
Figure 25.	Maximum load variation response .....	16
Figure 26.	Reset time diagram.....	17
Figure 27.	Early warning time diagram .....	18
Figure 28.	PowerSSO-12 PC board <sup>(1)</sup> .....	19
Figure 29.	$R_{thj-amb}$ Vs. PCB copper area in open box free air condition .....	19
Figure 30.	PowerSSO-12 thermal impedance junction ambient single pulse .....	20
Figure 31.	Thermal fitting model of Vreg in in PowerSSO-12 .....	20
Figure 32.	PowerSSO-12 package dimensions .....	22
Figure 33.	PowerSSO-12 tube shipment (no suffix) .....	24
Figure 34.	PowerSSO-12 tape and reel shipment (suffix "TR") .....	24

# 1 Block diagram and pins description

Figure 1. Block diagram



**Figure 2. Configuration diagram (top view)****Table 2. Pins description**

Nº	Name	Function
1	NC	Not connected
2	R <sub>es</sub>	Reset output. Internally connected to V <sub>o</sub> through a 20 KΩ pull up resistor. This pin is pulled low when V <sub>o</sub> < V <sub>o_th</sub> . Keep open if not needed
3	V <sub>cr</sub>	Reset delay. Connect an external capacitor between V <sub>cr</sub> pin and ground to adjust the reset delay time. Keep open if not needed
4	GND	Ground reference
5	V <sub>os</sub>	Regulator output voltage sensing (connect to V <sub>o</sub> )
6	V <sub>o</sub>	5 V regulated output. Block to GND with a ceramic capacitor (C <sub>o</sub> ≥ 220 nF for regulator stability)
7	V <sub>S</sub>	Supply voltage, block directly to GND on the IC with a capacitor
8	NC	Not connected
9	E <sub>n</sub>	Enable input. A high signal switches the regulator ON. Connect to V <sub>S</sub> if not needed
10	EW <sub>i</sub>	Early warning input. This pin monitors the V <sub>S</sub> voltage level through a resistor divider. Connect to V <sub>S</sub> if not needed
11	NC	Not connected
12	EW <sub>o</sub>	Early warning output. Internally connected to V <sub>o</sub> through 20 KΩ pull up resistor. This pin is pulled low when EW <sub>i</sub> is below bandgap reference voltage. Keep open if not needed
-	TAB	TAB is connected to the substrate of the chip: connect to GND or leave open (see <a href="#">Figure 2</a> ).

## 2 Electrical specifications

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the [Table 3: Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{sdc}$	DC supply voltage	-0.3 to 40	V
$I_{Vsdc}$	Input current	Internally limited	
$V_{odc}$	DC output voltage	-0.3 to 6	V
$I_{Vodc}$	DC output current	Internally limited	
$V_{od\ Res}$	Open drain output voltage $R_{es}$	-0.3 to $V_{odc} + 0.3$	V
$I_{od\ Res}$	Open drain output current $R_{es}$	Internally limited	
$V_{od\ EWo}$	Open drain output voltage $EW_o$	-0.3 to $V_{odc} + 0.3$	V
$I_{od\ EWo}$	Open drain output current $EW_o$	Internally limited	
$V_{cr}$	$V_{cr}$ voltage	-0.3 to $V_o + 0.3$	V
$V_{EWi}$	Early warning input voltage	-0.3 to 40	V
$V_{En}$	Enable input	-0.3 to 40	V
$T_j$	Junction temperature	-40 to 150	°C
$V_{ESD\ HBM}$	ESD HBM voltage level (HBM-MIL STD 883C)	+/- 2	kV
$V_{ESD\ CDM}$	ESD CDM voltage level (CDM AEC-Q100-011)	+/- 750	V

### 2.2 Thermal data

**Table 4. Thermal data <sup>(1)</sup>**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction to case: PowerSSO-12	8	°K/W
$R_{thj-amb}$	Thermal resistance junction to ambient: PowerSSO-12	48	°K/W

1. The values quoted are for PCB 77mm x 86 mm x 1.6mm, FR4, double layer with thermal vias (one copper heatsink layer, thickness 0.070 mm, area 8 cm<sup>2</sup>).

## 2.3 Electrical characteristics

Values specified in this section are for  $V_S = 5.6$  V to 31 V,  $T_j = -40^\circ\text{C}$  to  $150^\circ\text{C}$  unless otherwise stated.

**Table 5. General**

Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_o$	$V_{o\_ref}$	Output voltage	$V_S = 8$ V to 18 V; $I_o = 8$ mA to 300 mA	4.9	5.0	5.1	V
$V_o$	$V_{o\_ref}$	Output voltage	$V_S = 5.6$ V to 31V; $I_o = 8$ mA to 300 mA	4.85	5.0	5.15	V
$V_o$	$V_{o\_ref}$	Output voltage	$V_S = 5.6$ V to 31 V; $I_o = 0.1$ mA to 8 mA	4.75	5.0	5.25	V
$V_o$	$I_{short}$	Short circuit current	$V_S = 13.5$ V	0.8	1.8	2.6	A
$V_o$	$I_{lim}$	Output current capability <sup>(1)</sup>	$V_S = 13.5$ V	0.6	1.6	2.5	A
$V_S, V_o$	$V_{line}$	Line regulation voltage	$V_S = 6$ V to 28 V; $I_o = 60$ mA			40	mV
$V_o$	$V_{load}$	Load regulation voltage	$V_S = 13.5$ V; $I_o = 8$ mA to 300 mA; $T_j = 25^\circ\text{C}$			40	mV
			$V_S = 8$ V to 18 V; $I_o = 8$ mA to 300 mA			55	
$V_S, V_o$	$V_{dp}$	Drop voltage <sup>(2)</sup>	$I_o = 300$ mA			500	mV
$V_S, V_o$	SVR	Ripple rejection	$f_r = 100$ Hz <sup>(3)</sup>		60		dB
$V_o$	$I_{oth\_H}$	Normal consumption mode output current		8			mA
$V_o$	$I_{oth\_L}$	Very low consumption mode output current				1.1	mA
$V_o$	$I_{oth\_Hyst}$	Output current switching threshold hysteresis	$V_S = 13.5$ V; $T_j = 25^\circ\text{C}$		0.8		mA
$V_S, V_o$	$I_{qs}$	Current consumption with regulator disabled $I_{qs} = I_{Vs} - I_o$	$V_S = 13.5$ V; $E_n = \text{low}$		5	10	$\mu\text{A}$
$V_S, V_o$	$I_{qn\_1}$	Current consumption with regulator enabled $I_{qn\_1} = I_{Vs} - I_o$	$V_S = 13.5$ V; $I_o = 0.1$ mA to 1mA; $E_n = \text{high}$		55	80	$\mu\text{A}$
$V_S, V_o$	$I_{qn\_300}$	Current consumption with regulator enabled $I_{qn\_300} = I_{Vs} - I_o$	$V_S = 13.5$ V; $I_o = 300$ mA; $E_n = \text{high}$		3	4.2	mA
	$T_w$	Thermal protection temperature		150		190	$^\circ\text{C}$
	$T_{w\_hy}$	Thermal protection temperature hysteresis			10		$^\circ\text{C}$

- Measured output current when the output voltage has dropped 100 mV from its nominal value obtained at 13.5 V and  $I_o = 75$  mA.

2.  $V_S - V_o$  measured dropout when the output voltage has dropped 100 mV from its nominal value obtained at 13.5V and  $I_o = 75$  mA.
3. Guaranteed by design.

**Table 6. Reset**

<b>Pin</b>	<b>Symbol</b>	<b>Parameter</b>	<b>Test condition</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$R_{es}$	$V_{Res\_l}$	Reset output low voltage	$R_{ext} = 5\text{ k}\Omega; V_o > 1\text{ V}$			0.4	V
$R_{es}$	$I_{Res\_lkg}$	Reset output high leakage current	$V_{Res} = V_{out}$			1	$\mu\text{A}$
$R_{es}$	$R_{res}$	Pull-up internal resistance	Versus $V_o$	10	20	40	$\text{k}\Omega$
$R_{es}$	$V_{o\_th}$	$V_o$ out of regulation threshold	$V_o$ decreasing	6	8	10	%below $V_{o\_ref}$
$V_{cr}$	$V_{Rlth}$	Reset timing low threshold	$V_S = 13.5\text{ V}$	15	18	22	% $V_{o\_ref}$
$V_{cr}$	$V_{Rhth}$	Reset timing high threshold	$V_S = 13.5\text{ V}$	47	50	53	% $V_{o\_ref}$
$V_{cr}$	$I_{cr}$	Charge current	$V_S = 13.5\text{ V}$	10	20	30	$\mu\text{A}$
$V_{cr}$	$I_{dr}$	Discharge current	$V_S = 13.5\text{ V}$	10	20	30	$\mu\text{A}$
$R_{es}$	$T_{rr}$	Reset reaction time				2	$\mu\text{s}$
$R_{es}$	$T_{rd}$	Reset delay time	$V_S = 13.5\text{ V}; C_{tr} = 1\text{ nF}$	2	4	6	ms

**Table 7. Early warning**

<b>Pin</b>	<b>Symbol</b>	<b>Parameter</b>	<b>Test condition</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$EW_i$	$E_{wi\_th\_low}$	EW input low threshold voltage		2.35	2.50	2.65	V
$EW_i$	$E_{wi\_th\_high}$	EW input high threshold voltage		2.42	2.57	2.72	V
$EW_i$	$E_{wi\_th\_hyst}$	EW input threshold hysteresis			70		mV
$EW_i$	$I_{EWi\_lkg}$	EW input leakage current	$V_{EWi} = 0\text{ V}; V_S > 3\text{ V}$	-1		1	$\mu\text{A}$
$EW_o$	$R_{EWo}$	Pull-up internal resistance	Versus $V_o$	10	20	40	$\text{k}\Omega$
$EW_o$	$E_{Wo\_lv}$	EW output low voltage (with external pull up)	$V_{EWi} < 2.35\text{ V}; V_S > 4\text{ V}; R_{ext} = 5\text{ k}\Omega$			400	mV
$EW_o$	$I_{Wo}$	EW output leakage	$V_{EWo} = 5\text{ V}$			1	$\mu\text{A}$

**Table 8. Enable**


<b>Pin</b>	<b>Symbol</b>	<b>Parameter</b>	<b>Test condition</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$E_n$	$V_{En\_low}$	$E_n$ input low voltage				1	V
$E_n$	$V_{En\_high}$	$E_n$ input high voltage		3			V

**Table 8. Enable (continued)**


Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
E <sub>n</sub>	V <sub>En_hyst</sub>	E <sub>n</sub> input hysteresis			500		mV
E <sub>n</sub>	I <sub>_leak</sub>	Pull-down current	V <sub>En</sub> = 5 V		3	10	µA

## 2.4 Electrical characteristics curves


**Figure 3.** Output voltage vs  $T_j$




**Figure 4.** Output voltage vs  $V_s$




**Figure 5.** Output voltage vs  $V_{En}$




**Figure 6.** Drop voltage vs. output current




**Figure 7.** Current consumption vs. output current




**Figure 8.** Current consumption vs. output current (at light load condition)




**Figure 9. Current consumption vs input voltage ( $I_o = 0.1$  mA)**




**Figure 10. Current consumption vs input voltage ( $I_o = 100$  mA)**




**Figure 11. Current limitation vs  $T_j$**




**Figure 12. Current limitation vs input voltage**











**Figure 13. Short-circuit current vs  $T_j$**



**Figure 14. Short-circuit current vs input voltage**



**Figure 15.**  $V_{E_{N\_high}}$  vs  $T_j$ **Figure 16.**  $V_{E_{N\_low}}$  vs  $T_j$ **Figure 17.**  $V_{R_{hth}}$  vs  $T_j$ **Figure 18.**  $V_{R_{lth}}$  vs  $T_j$ **Figure 19.**  $V_{E_{Wi\_thh}}$  vs  $T_j$ **Figure 20.**  $V_{E_{Wi\_thl}}$  vs  $T_j$ 


**Figure 21.**  $I_{cr}$  vs  $T_j$ **Figure 22.**  $I_{dr}$  vs  $T_j$ 

## 3 Application information

### 3.1 Voltage regulator


The voltage regulator uses a p-channel mos transistor as a regulating element. With this structure a very low dropout voltage at current up to 300 mA is obtained. The output voltage is regulated up to input supply voltage of 40 V. The high-precision of the output voltage (2%) is obtained with a pre-trimmed reference voltage. The voltage regulator automatically adapts its own quiescent current to the output current level. In light load conditions the quiescent current goes down to 55  $\mu$ A only (low consumption mode). This procedure features a certain hysteresis on the output current (see [Figure 8](#)). Short-circuit protection to GND and a thermal shutdown are provided.

**Figure 23. Application schematic**




The input capacitor  $C_1 \geq 100 \mu\text{F}$  is necessary as backup supply for negative pulses which may occur on the line. The second input capacitor  $C_2 \geq 220 \text{ nF}$  is needed when the  $C_1$  is too distant from the  $V_S$  pin and it compensates smooth line disturbances. The  $C_0$  ceramic capacitor, connected to the output pin, is for bypassing to GND the high-frequency noise and it guarantees stability even during sudden line and load variations. Suggested value is  $C_0 = 220 \text{ nF}$  with  $\text{ESR} \geq 100 \text{ m}\Omega$ .

Stability region is reported in [Figure 24](#).

**Figure 24. Stability region**

GAPGPS01392

Note: The curve which describes the minimum ESR is derived from characterization data on the regulator with connected ceramic capacitors which feature low ESR values (at 100 kHz). Any capacitor with further lower ESR than the given plot value must be evaluated in each and every case.

**Figure 25. Maximum load variation response**

## 3.2 Reset

The reset circuit monitors the output voltage  $V_o$ . If the output voltage becomes lower than  $V_{o\_th}$  then  $R_{es}$  goes low with a delay time ( $t_{rr}$ ). When the output voltage becomes higher than  $V_{o\_th}$  then  $R_{es}$  goes high with a delay time  $T_{rd}$ . This delay is obtained by 32 periods of oscillator.

The oscillator period is given by:

### Equation 1

$$T_{osc} = [(V_{Rhth} - V_{Rlth}) \times C_{tr}] / I_{cr} + [(V_{Rhth} - V_{Rlth}) \times C_{tr}] / I_{dr}$$

where:

$I_{cr} = 20 \mu A$  is an internally generated charge current,

$I_{dr} = 20 \mu A$  is an internally generated discharge current,

$V_{Rhth} = 2.5 \text{ V (typ)}$  and  $V_{Rlth} = 0.95 \text{ V (typ)}$  are two voltage thresholds,


$C_{tr}$  is an external capacitor to be put between  $V_{cr}$  pin and GND.

Reset pulse delay  $T_{rd}$  is given by:

### Equation 2


$$T_{rd} = 32 \times T_{osc}$$

**Figure 26. Reset time diagram**



## 3.3 Early warning

This circuit compares the  $EW_i$  input signal with the internal voltage reference (typically 2.5 V). The use of an external voltage divider makes the comparator very flexible in the application. This function can be used to supervise the supply input voltage either before or after the protection diode and to give additional information to the microprocessor such as low voltage warnings.


**Figure 27. Early warning time diagram**

### 3.4 Enable

L5300GJ is also provided with an enable input, a high signal switches the regulator ON. In standby mode the output is disabled and the current consumption of the device (quiescent current) is less than 10  $\mu$ A.

## 4 Package and PCB thermal data

**Figure 28.** PowerSSO-12 PC board<sup>(1)</sup>



1. Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: double layer, thermal vias, FR4 area = 77 mm x 86 mm, PCB thickness = 1.6 mm, Cu thickness = 70  $\mu$ m (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, Footprint dimension 4.1 mm x 6.5 mm ).

**Figure 29.**  $R_{thj\_amb}$  Vs. PCB copper area in open box free air condition






Figure 30. PowerSSO-12 thermal impedance junction ambient single pulse



Equation 3: pulse calculation formula

where  $\delta = t_p/T$

Figure 31. Thermal fitting model of Vreg in PowerSSO-12



**Table 9. PowerSSO-12 thermal parameter**

Area (cm <sup>2</sup> )	Footprint	2	8
R1 (°C/W)	1.2		
R2 (°C/W)	6		
R3 (°C/W)	7		
R4 (°C/W)	10	10	9
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.0008		
C2 (W.s/°C)	0.0016		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9


## 5 Package and packing information

### 5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

### 5.2 PowerSSO-12 mechanical data

Figure 32. PowerSSO-12 package dimensions




**Table 10. PowerSSO-12 mechanical data**


<b>Symbol</b>	<b>Millimeters</b>		
	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>
A	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
B	0.230		0.410
C	0.190		0.250
D	4.800		5.000
E	3.800		4.000
e		0.800	
H	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0°		8°
X	2.200		2.800
Y	2.900		3.500
ddd			0.100

## 5.3 PowerSSO-12 packing information

**Figure 33. PowerSSO-12 tube shipment (no suffix)**



**Figure 34. PowerSSO-12 tape and reel shipment (suffix "TR")**



## 6 Revision history

**Table 11. Document revision history**

Date	Revision	Changes
09-Aug-2007	1	<p>Initial release.</p>
17-Sep-2008	2	<p>Changed rev. numbering according with new “Target” standard.      Updated quiescent currents on <i>Features</i> table.      Updated <i>Description</i> on cover page.      Changed <i>Figure 1: Block diagram</i>.      Updated <i>Figure 2: Configuration diagram (top view)</i>:      – added pin names.      Updated <i>Table 2: Pins description</i>:      – changed pin 5 from NC to <math>V_{os}</math>      Added values to <i>Table 4: Thermal data</i>.      Updated <i>Table 5.: General</i>:      – updated test condition on <math>V_{o\_ref}</math>      – changed <math>I_{short}</math> values      – changed <math>I_{lim}</math> values      – updated test condition on <math>V_{line}</math>      – updated test condition on <math>V_{load}</math>      – Inserted <math>I_{oth\_H}</math>      – Inserted <math>I_{oth\_L}</math>      – Inserted <math>I_{oth\_Hyst}</math>      Updated <i>Table 6: Reset</i>:      – updated test condition on <math>V_{res\_I}</math>      – updated test condition on <math>V_{o\_th}</math>      – changed <math>V_{Rth}</math> values      – deleted test condition on <math>T_{rr}</math>      – changed <math>T_{rd}</math> values      Updated <i>Table 7: Early warning</i>:      – updated test condition on <math>E_{Wo\_lv}</math>      – updated test condition on <math>I_{Wo}</math>      Updated <i>Table 8: Enable</i>:      – changed typ. value on <math>V_{En\_hyst}</math>      – updated test condition on <math>I_{leak}</math>      Updated <i>Chapter 3: Application information</i>      – deleted Figure 3: Behavior of output current versus regulated voltage <math>V_o</math>      – updated <i>Section 3.2: Reset</i>      – updated <i>Section 3.4: Enable</i>      Added <i>Chapter 4: Package and PCB thermal data</i>.      Updated <i>Table 10: PowerSSO-12 mechanical data</i>:      – changed slug dimensions      – <math>I_o = 1</math> to 300 mA   </p>

**Table 11. Document revision history (continued)**

Date	Revision	Changes
13-Mar-2009	3	<p><i>Table 2: Pins description</i></p> <ul style="list-style-type: none"> <li>– <math>V_{os}</math>: changed function</li> </ul> <p><i>Table 6: Reset</i></p> <ul style="list-style-type: none"> <li>– <math>I_{Res\_lkg}</math>: deleted <math>V_{Res} = 5</math> V from Test condition</li> <li>– <math>V_{o\_th}</math>: deleted <math>I_o = 1</math> mA to 300 mA from Test condition</li> <li>– <math>V_{Rlth}</math>: changed min/typ/max values</li> <li>– <math>T_{rd}</math>: changed min/typ/max values</li> </ul> <p><i>Section 3.2: Reset</i></p> <ul style="list-style-type: none"> <li>– <math>V_{Rlth}</math>: changed coefficient</li> </ul> <p><i>Section 3.4: Enable</i></p> <ul style="list-style-type: none"> <li>– Replaced 5 <math>\mu</math>A with 10 <math>\mu</math>A</li> </ul>
07-Dec-2009	4	<ul style="list-style-type: none"> <li>Updated corporate template (from V2 to V3)</li> <li>Updated features list.</li> </ul> <p><i>Updated Figure 2: Configuration diagram (top view)</i></p> <p><i>Table 2: Pins description</i></p> <ul style="list-style-type: none"> <li>– Added new row</li> </ul> <p><i>Table 5: General</i></p> <ul style="list-style-type: none"> <li>– <math>I_{short}</math>: changed min/typ/max value</li> <li>– <math>I_{lim}</math>: changed min/typ/max value</li> <li>– <math>V_{line}</math>: changed Test conditions</li> <li>– <math>V_{load}</math>: changed max value for <math>V_s = 8</math> V to 18 V, added new row</li> </ul> <p><i>Table 6: Reset</i></p> <ul style="list-style-type: none"> <li>– <math>V_{Rlth}</math>: changed min/typ value</li> </ul> <p><i>Table 8: Enable</i></p> <ul style="list-style-type: none"> <li>– <math>I_{leak}</math>: changed typ value</li> </ul> <p><i>Section 3.3: Early warning</i></p> <ul style="list-style-type: none"> <li>– changed typical internal voltage reference value (from 1.23 V to 2.5 V)</li> </ul> <p>Added <i>Section 2.4: Electrical characteristics curves</i>.</p> <p>Updated <i>Chapter 3.1: Voltage regulator</i>.</p>
27-Jan-2012	5	Updated <i>Figure 23: Application schematic</i> and <i>Figure 24: Stability region</i> .
07-Feb-2012	6	Modified <i>Figure 24: Stability region on page 16</i> .

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

