

STR71X CLOCK CONFIGURATIONS EASY SETUP

INTRODUCTION

This application note describes how to use the "*STR71x_Calculation.xls*" file which is intended as a tool to assist in the configuration of the STR71x clocks and baud rates.

The STR71x microcontroller contains a variety of peripherals running at different frequencies. Some peripherals have a prescaler to adjust their working frequency, but some others don't and need a specific frequency to run correctly.

The file *"STR71x_Calculation.xls"* calculates all the working frequencies and shows the related register values for each peripheral.

Note: This application note doesn't substitute the fact that it is mandatory to read the reference manual before the use of this tool.

1 PRCCU

This peripheral allows the configuration of the clock Prescaler values to adjust the needed frequencies for the CPU, the APB1 and the APB2.

This peripheral contains two calculation sheets:

- CCU: Clock Control Unit calculation
- CDU: Clock Distribution Unit calculation

1.1 CCU

In this calculation sheet, it is necessary to enter the input clock frequency and the PLL configuration parameters (the Prescaler ratio, the PLL multiplier ratio, the PLL divider factor, the input clock source and the running mode).



Figure 1. CCU calculation sheet

This sheet calculates all the frequencies which can be generated by the PLL.

As an example, as shown in Figure 1, the input frequency is set to 16MHz, the Prescaler ratio (1/2) is activated, the multiplier ratio is set to 20, the divider factor is set to 4 and the PLL is locked. This configuration allows the RCLK frequency to be set to 40MHz.

ل رکا

1.2 CDU

57/

Figure 2. CDU calculation sheet

This calculation sheet is used to configure the working clock frequency for the CPU, the APB1 and the APB2.

RCLK = 40 MHz (Clock Control Unit) defined in "Clock Control Unit", to modify click here CCU	(C) COPYRIGHT 2004 STMicroelectronics MCD Application Team
MCLK = 40 MHz (CPU & Memory Clock) CPU and Memory Interface runs with this frequency	Set "Prescaler" for CPU & Memory no prescaler 🛫
PCLK1 = 20 MHz (Peripheral Clock 1) Peripheral Clock 1 is supplied for: I [°] C-Bus, UARTs, USB, BSPI, HDLC - Interfaces	Setting the Serial Interface Clock (APB1 Bridge) Set "Prescaler" for APB1 Peripherals Reg: <u>"PRCCU_PDIVR", Bit 1&0</u> 01 binary
PCLK2 = 10 MHz (<i>Peripheral Clock 2</i>) <u>Peripheral Clock 2 is supplied for:</u> Wake-Up, Interrupt, I/O-Ports, ADC, Timer, RTC, Watchdog	Setting the System Peripherals Clock (APB2 Bridge) Set "Prescaler" for ABP2 Peripherals RCLK/4 Reg: "PRCCU_PDIVR", Bit 9&8 10 binary
Registers: <u>"PRCCU_MDIVR" ×××××××××××××××(x××00</u> (16 bit Reg) <u>"PRCCU_PDIVR"</u> ×××××××10 x××× ××01 (16 bit Reg)	Home Back Continue >

Just select the required Prescaler and obtain as a result the MCLK, the PCLK1 and the PCLK2 working frequency values.

As an example, as shown in Figure 2, the Prescaler for CPU & memory is set to 1, the Prescaler for the APB1 peripherals is set to 2 and the Prescaler for the APB2 peripherals is set to 4. This configuration allows the MCLK to be set to 40MHz, the PCLK1 to 20 MHz and the PCLK2 to 10MHz.

2 UART

In this calculation sheet we have two cases:

- Enter the Prescaler and obtain as a result the correspondent baud rate,
- Or, just enter the required baud rate and obtain as a result the corresponding Prescaler.

Figure 3. UART calculation sheet



In this sheet there are two tables, the first one gives the baud rate for all the PLL frequency for a given Prescaler and the deviation for the actual PLL configuration. The second table calculates the corresponding prescaler for a given baud rate.

Figure 3 shows how to configure the actual baud rate to 9600 BAUD by setting the Prescaler to 130.

Note: For more details on the allowed value and standard baud rates, refer to the UART section in the reference manual.

3 I2C

57/

The I2C has two functioning modes:

- The Standard I2C mode,
- The Fast I2C mode.

Figure 4. I2C calculation sheet



In this calculation sheet, it is necessary to select the functioning mode (Standard or Fast) by pushing the "*Mode*" button, and then to input the required Prescaler. We obtain as a result the working frequency of the I2C bus.

Figure 4 illustrates how to configure the I2C mode to Standard mode and the working frequency of the Bus to 50KHz.

Note: For more information about the calculation formulas, refer to the I2C section in the reference manual.

4 BSPI

In this calculation sheet, it is necessary to enter the corresponding divider factor, to configure the clock polarity, the clock phase and the BSPI mode. We obtain as a result the working frequency of the BSPI bus.



Figure 5. BSPI calculation sheet

This example, as shown in Figure 5, illustrates how to configure the Clock Divider to 20, to set the BSPI working frequency to 1MHz, to set the polarity to "active low", to set the phase to "second edge" and to configure the BSPI as master.

5 WDG

Ĺ7Ι

In this calculation sheet, it is necessary to enter the corresponding Prescaler, to set the watchdog Preload value, and finally to select the functioning mode (Free Running Timer mode or Watchdog mode).

We obtain as a result the Free running Timer frequency value if this mode is selected or the Timeout value if the Watchdog mode is selected.

Reg: Bit 0 Bit 1	WDG_CR / Bit 0, Bit 1, Bit 2 xxxx xxxx x001 if set: Watchdog is enabled, else free running Timer if set: Counter loads "Preset Value", else stopped	(16 Bit) WE SC	(C) COPYRIGHT 2004 STMicroelectronics MCD Application Team Calculate time interval for WatchDoG timer 1) Fill in Value for Watchdog Prescaler Reg WDG_PR / Bits 07 max. Value = 255 19 INFO: Input Frequency for WDG_CNT = 0.5 MHz 2) Set Watchdog Count Preload Register
Reg:	WDG_KR	(16 Bit)	$\frac{Reg}{max. Value = 65535}$ 9999
Bit 0 Bit	15 writing two consecutive values to this register reloads the counter with the content of WDG_VR		INFO: valid setting of "reload register" Home Back Continue >
Rea:	WDG SR	(16 Bit)	
Bit O	Bit is set by HW at "End of count", reset by software		Actual Watchdog Settings: Current "PCLK2" Frequency is: 10 MHz
Reg	WDG MR	(16 Bit)	To change PCLK2 frequency go to "Clock Distribution Unit"
Bit O	if set: "End of count" interrupt is enabled,else disabled	4	Register "WDG_PR" xxxx xxxx 0001 0011 Register "WDG_VR" 0010 0111 0000 1111
Free ru	nning Timer : Disabled		Watchdog Timeout: 20 ms

Figure 6. WDG calculation sheet

As an example, as shown in Figure 6, this calculation sheet illustrates how to configure the WDG Prescaler to 19, the WDG Count Preload value to 9999 and to select the Free Running Timer mode.

6 TIM

In this calculation sheet, it is necessary to select the clock source (internal or external), to select the external clock edge if external clock was selected, and to configure the needed prescaler. We obtain as a result the counter input frequency and the TIM period.

This sheet shows how to configure the different registers to:

- Enable/Disable the Timer Counter,
- Setting the operation mode of the Timer,
- Setting the Input Capture edge,
- Setting the Output Compare function,
- Setting the Output Compare signal Level,
- Enable the Output Compare signals.

Figure 7. TIM calculation sheet

Reg: TIMn_CR1 16 Bit	(C) COPYRIGHT 2004 STMicroelectronics MCD Application Team
Enable the Timer Counter: Bit 15 if set: the Timer Counter is enabled Setting the Operation Mode of the Timer: Bit 4 Bit 4 if set: PWM Output is active none	Calculate time interval for Timer (TIM) 1) Select Clock (internal / external) Rear TIMn_CR1 / Bit 1 & Bit 0 INFO: EFT-Clock = PCLK2 / CC07 external Clock on Port 1.1 is: 64
Bit 5 Bit 5 if set: One Pulse Mode is active none Bit 14 if set: PWM Input is active ON Setting the Input Capture Edge: Bit 2 pos. Bit 2 pos. Bit 3 (IEDGB) Bit 3	2) Fill in Value for TIM Prescaler <u>Reg: TIMn_CR2 / Bits 07</u> max. Value = 255 49 INFO: Prescaler Output is = 200 kHz Home Back Continue >
Setting the Output Compare Function: Bit 6 (OCAE) Bit 6 OFF Bit 7 (OCBE) Bit 7 OFF Setting The Output Compare Signal Level: Bit 8 OFF Bit 9 OFF	Actual Timer Settings: "CNTR" Input Frequency is: 200 KHz To change PCLK2 frequency go to "Clock Distribution Unit" CDI1
Bit 8 (OLVL A) DICO OFF Bit 9 (OLVL B) DICO OFF Enable the Output Compare Signals: Bit 10 (FOLVA) Bit 10 OFF Bit 11 (FOLVB) Bit 11 OFF	Register "TIMn_CR2" xxxx xxxxx 0011 0001 Register "TIMn_CR1" 1100 0000 0000 0100 TIM period: 327.675 m s
INFO: Select Interrupts in Register TIMn_CR2	TIM Frequency: <u>3.05180437933928 Hz</u>

As an example, as shown in Figure 7, this calculation sheet shows how to configure the TIM as follows:

- Select the Pulse Width Modulation Input mode,
- Configure ICAP A to a positive edge (Rising edge),
- Configure ICAP B to negative edge (Falling edge),
- Select the clock as internal and configure the Prescaler to 49,
- Enable the Timer Counter.

7 USB

Ĺ₹/

The USB controller on STR71x works with an external clock generator supplying 48MHz as defined in the specification.

Note: However, due to USB data rate and packet memory interface requirements, the APB1 clock frequency must be greater than 8MHz to avoid data overrun/underrun problems.

8 CAN

In this calculation sheet, it will be needed to enter the two baud rates Prescaler (Baud Rate Prescaler and Ext. Baud Rate Prescaler) and to configure the bit time parameters (TSeg1, TSeg2 and SJW).

We obtain as a result:

- The total Prescaler Divider,
- The Time Quanta,
- The total Bit-Time for CAN,
- The total CAN-Bus Bitrate,
- The tolerance calculation.

Figure 8. CAN calculation sheet

The CAN Module uses PCLK1: 20 MHz	(C) COPYRIGHT 2004 STMicroelectronics
Total Prescaler Divider: 10 value	NICE Application ream
The "Time Quanta" is: 0.5 μs	<u>Setting the Bit Timing Register:</u>
	Setting CAN_BTR (Baud Rate Prescaler): 9 value
Total Bit-Time is calculated as: (Sync_Seg + TSeg1 + TSeg2 + 2) * TimeQuanta	Setting CAN_BRPR (Ext. Baud Rate Pre.): 0 value
Total Bit-Time for CAN: μs	Values in range
Total CAN-Bus Bitrate: 125 kBits/s	Bit time is set by:
Tolerance calculation: min(PB1,PB2)/2*(13*(bit time - PB2))	Sync_Seg (fixed)
Tolerance of CAN_CLK: 0.013 %	TSeg1 (pre sampling): Reg: BTR 10 💌 value
	TSeg2 (post sampling): Reg: BTR 3 💌 value
CAN Section Settings:	SJW (sampling shift): Reg: BTR 3 💌 value
RegisterBTR''	
Register "CAN_BRPR" xxxx xxxx 0000 bin	Home Back Continue >

Note: For further details about the formulas, refer to the CAN section in the reference manual.

<u>ل</u>رک

As an example, the table 1 lists the different standard bitrates of the CAN with their timing parameters with PCLK1 = 20MHz.

Bitrate	NTQ	TSEG1	TSEG2	SJW	BRP
100Kbit/s	20	13	4	3	10
125Kbit/s	16	10	3	3	10
250Kbit/s	8	3	2	2	10
500Kbit/s	8	3	2	1	5
1Mbit/s	5	1	1	1	4

Table 1. Standard bitrate configurations (PCLK1 = 20 MHz)

With:

Ĺ₹/

NTQ: TSEG1+TSEG2+3

TSEG1: Time Segment before the sampling point minus Sync_seg

TSEG2: Time Segment after the sampling point

SJW: Synchronization Jump Width

BRP: Baud Rate Prescaler

9 RTC

In this calculation sheet, it will be needed to enter the Prescaler, the Alarm value and the counter value. We obtain as a result:

- The period,
- The frequency of the RTC counter,
- The Alarm time out.

Figure 9. RTC calculation sheet

ALARM & COUNTER Settings:	(C) COPYRIGHT 2004 STMicroelectronics
Setting RTC_ALRH (Alarm Register High) 0 value	Calculate the Oversampling Clock of STR 71x - ADC
Setting RTC_ALRL (Alarm Register Low) 2000 value	Fill in Value for Clock Divider
INFO: Values in range	Setting RTC PRLH (Prescaler Divider High)
Setting RTC_CNTH (Counter High) 0 value	Setting RTC_PRLL (Prescaler Divider Low) 32768 value
Setting RTC_CNTL (Counter Low) 500 value	INFO:
INFO: Values in range	values in range
Actual RTC Settings:	Home Back Continue >
32768	RTC Section Settings:
Total Prescaler Divider: Value	Register "RTC_PRLH" xxxx/xxxx/xxxx/0000 bin
Total Alarm Value: 2000 value	Register ''RTC_PRLL'' 1000(0000(0000 bin
Total Counter Value: 500 value	Register ''RTC_ALRH'' 0000 0000 0000 bin
RTC period: 1 s	Register "RTC_ALRL" 0000/0111/1101/0000 bin
RTC Frequency: 1 Hz	Register "RTC_CNTH" 000000000000000000000000000000000000
Alarm Time Out: 1500s	Register "RTC_CNTL" 0000 0001 1111 0100 bin

As an example, as shown in Figure 9:

- To configure the RTC period to 1s, just set the Prescaler to 32768;
- To configure the Alarm time out to 1500s just set the Alarm value to 2000 and the Counter value to 500.



decimal

Continue >

MHz

10 ADC

۲/

In this calculation sheet, it is necessary to enter the clock divider. As a result, we will recuperate the ADC sampling frequency.

-igure 1	0. AD	C calc	culatio	n snee	et						
E	16 2	MHz Ratio	Input Clo Prescaler	ck Frequer Ratio (Clk	ncy(PLL) ⊂In)		(C)	СОР	RIGHT 2004 MCD Applica	STMicroe	lectronics
PLL Multip	ly:	12	16	20	24		Calculate	the sa	mpling freque	ncy of STR 71	x-ADC
Direct: Div. 1/16:	8 0.5	96	128	160	192	MHz MHz	Fill in Va	lue for	Clock Divider		
Divide 1/N											
							Reg:		<u>ADC_CPR</u>	/ Bits 011	
1		not spec.	not spec.	not spec.	not spec.	MHZ MH T	may 1/	alua –	4005		5 deci
2		40	40.667	not spec.	not spec.		max. v	alue =	4095		5 1000
3		32	42.007	55.555	18	MH7					
5		19.2	25.6	40	38.4	MHz		_			
6		16	21.333	26.667	32	MHz	INFO:	V	alue in range		
7		13.714	18.286	22.857	27.429	MHz					
Calcula	ting th	ne ADC	Sampli	ing frea	uency	-	Hon	ne	Back]	Continue
PLL Multip	ly:	12	16	20	24						
Direct:	98					Hz	Actual	ADC	Settings:		
Div. 1/16:	6					Hz					
Divide 1/N							Current "	PCLK2'	' Frequency is:	10	N
1		not spec.	not spec.	not spec.	not spec.	Hz	Deviator	"ADC	CDD"	XXXX1000010	00010101
2		301	781	not spec. 651	not spec. 791	Hz Hz	Register	ADC	<u>CPR</u>	****	00010101
4		293	391	488	586	Hz					
5		234	313	391	469	Hz					
6		195	260	326	391	Hz	Samplin	na frea	uencv:	488	Hz
7		167	223	279	335	Hz					

_ _ . . _

As an example, as shown in Figure 10, setting the Prescaler to 5, configure the sampling frequency to 488 Hz.

11 HDLC

This calculation sheet allows the configuration and calculation of the transmit and the receive clocks.

For the two cases it is necessary to select the clock source (Internal or External), to set the value of the clock source if external clock source was selected, to configure the clock divider value and to select the transmission and the receive data code.

We obtain as a result:

- The transmit and the receive clocks,
- The transmit and the receive registers configuration.

Figure 11. HDLC calculation sheet



Note: For more details, refer to the HDLC section of the reference manual.

As an example, as shown in Figure 11, the HDLC is configured as follows:

- The transmit clock is set to 1MHz with an internal clock source, a clock divider value set to 9 and with Manchester transmission data code,
- The receive clock is set to 500KHz with an internal clock source, a clock divider value set to 39 and with NRZI transmission data code.



12 GPIO

57

In this sheet, there are three buttons (Port 0, Port 1 and Port 2) as shown in Figure 12.

Figure 12. GPIO Settings sheet

MCD Applica	ation Team
Port 0	Port 0 Settings
Port 1	Port 1 Settings
Port2	Port 2 Settings
Home	
	Port 1 Port 2 Home

12.1 PORT 0

This sheet allows the configuration of all the port 0 pins independently. We obtain as a result the values to be loaded into the PC0, PC1 and PC2 registers.

Figure 13 shows how to configure the port 0 as follows:

- Bits 0, 1, 2, 3: BSPI0,
- Bits 4, 5, 6, 7, 12: GPIO,
- Bits 8, 9, 10, 11: UART1,
- Bits 13, 14: UART2,
- Bits 15: Wake-Up.

Figure 13. Port 0 configuration sheet

Port 0: Settings of I/O Pins	Use BSPI 0 / I°C 1/ UART-3 BSPI-0 🗸 Master 💌
	Use BSPI 1: GPIO 🔽
WakeUp UART-2 UART-2 GPIO UART-1 UART-1 UART-0 UART-0 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Use UART 0: VART-0 🚽 Half-Dpk 💽
III-TTL -AFet-OD -III-CMOS AFet-PP -AFet-PP -III-CMOS -AFet-OD AFet-OD	Use UART 1/ Smart Card: UART-1
	Use UART 2/ EFT 2:
GPIO GPIO GPIO GPIO BSPI-0 BSPI-0 BSPI-0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Use Wake-Up: Vake Up 🝷
III-CMOS III-CMOS AFet-OD III-TTL AFet-OD AFet-PP AFet-PP III-TTL	
	Select I/O Pin Function:
Port 0: Settings of Configuration Registers	Select Pin:
Port 0 Configuration Register 0: 1001/1000/0001/0111 0x9817h	Select Function: IN-CMOS
Port 0 Configuration Register 1: 0111 1111 110 1110 0x7FEEh	Atternate Function 1/0 Configuration is set property :
Port U Configuration Register 2: 0101/1011/0010/1110 0x5B2Eh	
	Home Back Port 1 Port 2

12.2 PORT 1

This sheet allows the configuration of all the port 1pins independently. We obtain as a result the values to be loaded in to the PC0, PC1 and PC2 registers.

The Figure 14 shows how to configure the port 1 as follows:

- Bits 0, 1, 2, 3: Timer 3,
- Bits 4, 5, 6, 7, 8, 9, 15: GPIO,
- Bits 10: USB,
- Bits 11, 12: CAN,
- Bits 13, 14: I2C.

۲۲/

Figure 14. Port 1 configuration sheet

Port 1: Settings of I/O Pins	Use Timer 3:
	Use HDLC / Timer 1: I ² C-D 🚽 Master 👻
GPIO I ² C-0 I ² C-0 CAN CAN USB GPIO GPIO Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Use CAN
AFet-PP - AFet-PP - AFet-PP - AFet-PP - III-CM05 - III-CM05 - OUT-PP - AFet-OD	USB -
GPIO GPIO GPIO GPIO Timer-3 Timer-3 Timer-3 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 AFct-PP - AFct-PP - AFct-PP - III-TTL - III-TTL - AFct-OD - III-CMOS - AFct-PP	
Port 1: Settings of Configuration Registers	Select I/O Pin Function:
Port 1 Configuration Devices 0:	Select Pin: Bit 14
1111j0010/1111/1001 0xF2F9h	Select Function: AFct-PP Store
Port 1 Configuration Register 1: 1111 1101 1110 0111 0xFDE7h	Alternate Function I/O Configuration is set properly !
Port 1 Configuration Register 2: <u> 1111 0011 1110 0101</u> <u> 0xF3E5h</u>	Home Back Port 0 Port 2

12.3 PORT 2

This sheet allows the configuration of all the port 2 pins independently. We obtain as a result the values to be loaded in to the PC0, PC1 and PC2 registers.

The Figure 15 shows how to configure the port 2 as follows:

- Bits 0, 1: External memory interface: Select memory bank,
- Bits 2, 3, 12, 13, 14, 15: GPIO,
- Bits 4, 5, 6, 7: External memory interface: Address bus,
- Bits 8, 9, 10, 11: External interrupt.

Figure 15. Port 2 Configuration sheet

Port 2: Settings of I/O Pins	Use ext. Bank Select:
	Use extended Addresses: use Adr. Lines 🔽
GPIO GPIO GPIO GPIO INT5 INT4 INT3 INT2 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Use ext. Interrupts:
III-TTL - III-OUT - AFct-PP - AFct-PP - III-TTL - III-CMOS - III-TTL - III-TTL	INT 2 , enabled 🔽 select set interrupts 🚽
	INT 3 , enabled 🔽 select
Adr. 23 Adr. 22 Adr. 21 Adr. 20 GPIO GPIO CSN 1 CSN 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	INT 4 , enabled 🔽 select
AFct-PP - AFct-PP - AFct-OD - AFct-OD - AFct-OD - AFct-PP - AFct-OD - AFct-OD	INT 5 , enabled Store Store
	Select I/O Pin Function:
Port 2: Settings of Configuration Registers	Select Pin: Bit 1
Port 2 Configuration Register 0: 1111/1011/1100/0100 0xFBC4h	Select Function: AFct-OD Store
Port 2 Configuration Register 1: 0111 0100 1111 1111 0x74FFh	Alternate Function I/O Configuration is set properly !
Port 2 Configuration Register 2: 0011 0000 1111 1111 0x30FFh	Home Back Port 0 Port 1

"THE PRESENT NOTE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH A NOTE AND/OR THE USE MADE BY CUSTOMERS OF THE INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS."

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners © 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com