

# AN1830 APPLICATION NOTE

## ACHIEVING HIGH ACCURACY AND 13-BIT RESOLUTION WITH ST7LITE2 ADC

## **1 INTRODUCTION**

The purpose of this application note is to show users of the ST7LITE2 ADC how to achieve 13bit resolution with the internal amplifier. It also explains the software methodology, which can be applied to find and cancel the amplifier offset error. A reference application is shown with implementation of hardware and software filtering techniques (using an averaging algorithm) to minimize the ADC error.

Please note the data provided with this application note is for reference only, measured in a lab under typical conditions (unless specified otherwise) and not tested in production.

## 2 ST7LITE2 ADC OVERVIEW

The ST7LITE2 features a 10-bit successive approximation converter with internal sample and hold circuitry. The ADC is connected to 7 multiplexed analog input channels which allow 7 pins on Port B to be used as input for the ADC. The ADC can be turned ON/OFF using the ADON bit, which can help to reduce consumption when not in use.


In addition to this it also provides an internal amplifier which can be used for small signal amplification.

#### 2.1 ADC FUNCTIONALITY

The ADC can be connected to any of the analog channels by using the CH[2:0] bits in the AD-CCSR Register. This analog input is connected to internal sample and hold circuitry. The output of which is then converted into a 10-bit digital result via successive approximation (refer to Figure 1). The result of the conversion is stored in a 10-bit Data Register (ADCDRH + AD-CDRL).

The analog supply pins  $V_{DDA}$  and  $V_{SSA}$  are the same as  $V_{DD}$  and  $V_{SS}$  for ST7LITE2.

#### Figure 1 ADC Block Diagram



#### 2.1.1 ADC Registers

The ADC functionality is driven using 3 main registers ADCCSR, ADCDRH and ADCDRL.

These are described below.

#### **CONTROL/STATUS REGISTER (ADCCSR)**

| 7   |       |      |   |   |     |     | 0   |
|-----|-------|------|---|---|-----|-----|-----|
| EOC | SPEED | ADON | 0 | 0 | CH2 | CH1 | CH0 |

This is a read/write register used to:

- Select the analog input channel by using bits CH[2:0]
- Turn the ADC ON / OFF (ADON)
- Select the ADC clock speed (SPEED)
- Obtain the status of conversion complete cycle (EOC)



#### DATA REGISTER HIGH (ADCDRH)

| 7  |    |    |    |    |    |    | 0  |
|----|----|----|----|----|----|----|----|
| D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 |

This read only register provides MSB D[9:2] of the A/D conversion result.

#### AMP CONTROL/DATA REGISTER LOW (ADCDRL)

| 7 |   |   |            |      |             |    | 0  |
|---|---|---|------------|------|-------------|----|----|
| 0 | 0 | 0 | AMP<br>CAL | SLOW | AMP-<br>SEL | D1 | D0 |

The read/write register can be used to:

- Provide LSB D[1:0] of the A/D conversion result.
- Select amplifier functionality: Amplifier select and Calibration (AMPSEL and AMPCAL)
- To configure f<sub>ADC</sub> along with the SPEED bit in the ADCCSR register (SLOW)

For a detailed description of each bit, refer to the ST7LITE2 datasheet.

## 2.2 UNDERSTANDING THE ADC INTERNAL AMPLIFIER

The purpose of the amplifier is to amplify an input voltage at analog input by a factor of 8. The amplifier output is fed to the ADC. The amplifier introduces an offset at the output ( $V_{OFFSET}$ ).

Thus the output becomes:

 $V_{OUT}(Amplifier) = V_{OFFSET} + 8 \times V_{IN}$ 

where,

V<sub>OFFSET</sub> is the output offset voltage of the amplifier.

 $V_{IN}$  is the amplifier input voltage (= AINx). Its range depends on the  $V_{DD}$  supply voltage.

The amplifier is switched ON by the ADON bit in the ADCCSR register, so no additional startup time is required when the amplifier is selected by the AMPSEL bit.

You can also switch between the direct input and the amplified input i.e. the output of the amplifier can be either equal to its input or equal to the amplified output. This is controlled by the control signal AMPSEL.

## 2.2.1 AMPLIFIER OUTPUT OFFSET(V<sub>OFFSET</sub>): A Design Factor

A deliberate offset has been introduced in the design of the ST7LITE2 amplifier because in its absence, for the 0V input, the amplifier goes into saturation and the final stage driver transistor inside the amplifier can't drive the capacitive load inside the ADC within the sampling period.

This phenomenon also leads to nonlinearity in the transfer curve around 0V input. By introducing the offset, the driver transistor is kept in the active region and this problem is avoided. Therefore the amplifier offset is a design factor and not an error.

#### 2.2.1.1 AMPLIFIER OFFSET VARIATION WITH RESPECT TO TEMPERATURE

One more important point is offset variation with respect to temperature. **The offset is quite sensitive to temperature variations. In order to ensure a good reliability in measure-ments, the offset must be recalibrated periodically** i.e. may be after "N" seconds while application is running depending on application requirement and temperature variation.

#### Table 1 Typical offset variation at 5V V<sub>DD</sub> with respect to temperature (1LSB= 4.88mV)

| Temperature in <sup>0</sup> C | -45 | -20 | +25 | +90 |
|-------------------------------|-----|-----|-----|-----|
| Error in LSB                  | -12 | -7  | 0   | +13 |

#### 2.2.2 AMPLIFIER GAIN

The typical gain of the amplifier is 8 by design, which is a ratio result of 2 on-chip resistors. The mismatch in these 2 resistors can create gain error, depending on the voltage coefficient and temperature. The measured gain error, including ADC inaccuracies is around 6% at 25 <sup>0</sup>C.

#### 2.2.3 TOTAL UNADJUSTED ERROR (TUE)

The TUE is a maximum deviation between the actual and the ideal transfer curves.

Table 2 below shows the Total Unadjusted Error for different  $V_{DD}$  and  $V_{IN (Max)}$  when the amplifier is ON without applying any software or hardware filtering over the temperature range – 40°C to +90°C. This is a global TUE since it includes ADC, Amplifier gain, Application and Offset Errors. This can be reduced using the method explained in Section 3.

 Table 2 Total Unadjusted Error (Temperature: -40°C to +90°C)

| V <sub>DD</sub> | V <sub>IN (Max)</sub> | TUE      |
|-----------------|-----------------------|----------|
| 3.6V            | 350mV                 | ± 10 LSB |
| 5.0V            | 500mV                 | ± 10 LSB |

#### 2.2.4 TOTAL ERROR IN PERCENTAGE (TE%)

This section presents 2 graphs showing the total precision error with respect to  $V_{IN}$  for TUE equal to ±10 LSB. The graphs (Figure 2 and Figure 3) show the variation in error with respect to  $V_{IN}$ .

The % TE increases for lower voltages, therefore it is recommended that you use the right voltage range depending on the supply voltage  $V_{DD}$ . The formula used to calculate TE is:

Total Error (TE) in worst case conditions = Global TUE / (( $V_{IN} x$  Typical gain) / 1LSB<sub>ideal</sub>) x100%

Where, Global TUE=±10LSB

Typical Amplifier Gain = 8

 $1LSB_{ideal}$  for 5V V<sub>DD</sub> = 4.88mV

 $1LSB_{ideal}$  for 3.6V V<sub>DD</sub>= 3.5mV

#### Figure 2 Worst Case Total Error % @ 5V





Figure 3 Worst Case Total Error % @ 3.6V

**/رک**ا



#### 2.3 OPERATING MODES

The amplifier functions in different modes depending on the state of the digital control signals AMPSEL and AMPCAL. These are explained below,

#### 1) Analog input going directly to Amplifier output (Amplifier OFF)

When the amplifier is OFF, the ADC gets connected to the selected analog channel through sample and hold circuitry. In this the case analog input goes directly to the Amplifier output. The maximum and minimum input that can be given is  $V_{DD}$  and  $V_{SS}$  respectively with a resolution of 10 bits, which is equal to  $V_{DD}/1024$ .

The state of control signals for this mode should be:

AMPSEL = 0

AMPCAL = 0

#### 2) Analog input amplified and appearing at Amplifier output (Amplifier ON)

In this case amplifier is ON thus ADC input is,

 $V_{OUT}(Amplifier) = V_{OFFSET} + 8 \times V_{IN}$ 

The maximum voltage that can be applied at the analog input ( $V_{IN}$ ) is 500mV at  $V_{DD} = 5V$  and 350mV at  $V_{DD} = 3.6V$  with a resolution of 13 bits. The 13-bit resolution is because the minimum signal that can be measured when the amplifier is ON, is 0.6103mV at 5V (e.g. 0.6103 x 8 ( $2^3$ )= 4.8828 = 1LSB for 10-bit ADC) and 0.4394mV at 3.6V.

This maximum input voltage limitation is due to the nonlinearity of the amplifier as shown in Figure 4 in the amplifier transfer curve for 5V.




Figure 4 Transfer curve for the amplifier when  $V_{DD} = 5V$ 

The state of control signals for this mode should be:

AMPSEL = 1

AMPCAL = 0

## 3) Amplifier output corresponds to 0V input (Offset Calibration)

To select this mode the state of the control signals for this mode should be:

AMPSEL= 1

AMPCAL = 1

Since  $V_{OUT}$  at  $V_{IN} = 0V$  is non-zero, therefore it has to be recorded once and then sub-tracted from each of the amplified-and-converted output digital codes. This offset can be recorded without having to supply 0V at  $V_{IN}$ .

The above modes and the state of digital control signals required for each mode are shown in Table 3.

#### **Table 3 Operating Mode**

| Operating Mode     | AMPSEL | AMPCAL |
|--------------------|--------|--------|
| Amplifier OFF      | 0      | 0      |
| Amplifier ON       | 1      | 0      |
| Offset Calibration | 1      | 1      |

## **3 TECHNIQUES TO IMPROVE THE ACCURACY**

#### 3.1 AMPLIFIER OFFSET COMPENSATION

The ADC must be offset-compensated because the output of the amplifier corresponding to 0V input is non-zero (equal to  $V_{OFFSET}$ ). This output corresponding to 0V input can be observed without having to apply 0V at the input. This is done by using the control signal AM-PCAL.

The Amplifier takes the input voltage from the analog pad (after being multiplexed) and amplifies it by a factor of 8. In addition to this, it also introduces an offset at the output, which varies from one part to another due to manufacturing process variations.

For this reason the ADC should be calibrated by configuring 0V once, storing it as an offset and subtracting it from all amplified-and-converted digital codes.

Thus compensated ADC output = ADC Read data - OFFSET CNT (when AMPCAL=1)

Refer to Table 5 to understand how it is used.

#### **3.2 SOFTWARE AVERAGING**

Software averaging is a method used to reduce the effect of erroneous ADC output because of noise or wrong conversion for fixed analog input.

As we take the average of several readings, these readings must correspond to the same analog input voltage. Take care that the analog input remains at the same voltage during the time period when the conversions are done. Otherwise digital values corresponding to different analog inputs will get added and introduce errors, i.e. the analog input should not change between the different readings considered for the averaging.

#### Figure 5 Averaging Algorithm




Table 4 is for reference only, representing the relation between the number of samples and the accuracy. After 25 samples, it shows an LSB accuracy of 2. The number of samples to choose depends on the application (noise level and timing) as these two are directly proportional. The disadvantage of having too many samples is that it takes more time to convert the data.

#### Table 4 Number of Samples vs. Accuracy

| Number of Samples | Accuracy in LSB |
|-------------------|-----------------|
| 10                | 4               |
| 20                | 3               |
| 25                | 2               |
| 30                | 2               |
| 40                | 2               |
| 50                | 2               |

#### 3.3 HARDWARE FILTERING


Figure 6 shows the hardware setup used in the reference application.

To minimize the effect of external noise (on the supply and input signal), shielded core wire is used with capacitors  $C1 = C2 = 0.01 \mu$ F,  $C3 = 1000 \mu$ F,  $C4 = 100 \mu$ F. These capacitors should be placed very close to the device input pins with short leads.

The values of these capacitors may vary from application to application, as they depend on noise behavior and supply type.

Care should be taken regarding the shield; all grounds and shields in the application must be connected in star format to earth. In addition to this you can use a precision voltage reference to reduce the effect of supply noise on conversion accuracy. This can have the disadvantage of extra cost.

#### Figure 6 Hardware Setup



## **4 REFERENCE APPLICATION**

The resolution of the ADC is 13-bit when the amplifier is ON, so even a small amount of noise can create an error at output. This noise could be from the supply or the signal. To filter this out and to obtain correct converted data it is suggested to use different software and hardware techniques depending on your application requirements, like hardware filtering/shielding/software averaging/histogram etc.

However, taking into account this fact, the reference application has been provided showing the implementation of software averaging, offset compensation and hardware filtering (refer to Section 3.3 for hardware filtering).

#### 4.1 SOFTWARE FLOW


**۲**۲

In software, firstly the AMPCAL and AMPSEL bits are set. Then the ADC is sampled for a defined number of times and averaged. This output is then stored in EEPROM as an offset. This is then used in a program to get precise ADC output by subtracting it from subsequent ADC samples (Refer to Figure 7).

A total of 100 readings are taken and stored in EEPROM for the same analog input. And each reading has a result of 25 averaged samples + offset compensation. These are to allow you to compare it directly with respect to analog input.

However, the samples to be taken depend on the application so it is user-configurable. This can be changed by using the "no\_of\_sample" value in software.

#### Figure 7 Software Flow



Please refer to Table 5 This represents ADC data with and without filtering in addition to data before and after offset compensation. It shows that the ADC is highly accurate provided care is taken to reduce application noise, as the resolution of ADC is 13-bit.



| V <sub>IN</sub> (at AIN0)<br>in mV             | Ideal ADC<br>CNT in | ADC output in LSB<br>ADCDRH + ADCDRL |     | ADC output in LSB (Off-<br>set Compensated) |     |  |  |
|------------------------------------------------|---------------------|--------------------------------------|-----|---------------------------------------------|-----|--|--|
|                                                | LSB                 | Мах                                  | Min | Мах                                         | Min |  |  |
| 50                                             | 82                  | 145                                  | 136 | 87                                          | 78  |  |  |
| 200                                            | 328                 | 393                                  | 383 | 335                                         | 325 |  |  |
| 400                                            | 656                 | 718                                  | 710 | 660                                         | 652 |  |  |
| ADC Output with H/W and S/W filtering (in LSB) |                     |                                      |     |                                             |     |  |  |
| 50                                             | 82                  | 141                                  | 140 | 83                                          | 82  |  |  |
| 200                                            | 328                 | 388                                  | 383 | 330                                         | 325 |  |  |
| 400                                            | 656                 | 716                                  | 714 | 658                                         | 656 |  |  |

| Table 5 ADC Analysis (Before and After FILTE | R) |
|----------------------------------------------|----|
|----------------------------------------------|----|

Where:

67/

OFFSET CNT = 58 in LSB (AMPCAL=1)

Ideal ADC CNT =  $(V_{IN} \times 8) / 4.88$  (at 5V)

ADC output in LSB (ADCDRH + ADCDRL) = ((V<sub>IN</sub> x 8) + V<sub>OFFSET</sub>) / 4.88

ADC output in LSB (Offset Compensated) = ADC output in LSB (ADCDRH + ADCDRL) - OFFSET CNT

## **5 CONCLUSION**

Overall, the ST7LITE2 ADC + Amplifier is a good price/performance trade-off with effective resolution of 13-bit, which can be used in various applications where small signal amplification is required with minimum hardware interface.

The accuracy of the ADC is also good, provided you take note of  $V_{OFFSET}$  and keep external noise to a minimum for which you can use different techniques explained above. With these techniques we are able to restrict the ADC error within ±3 LSB at room temperature with amplifier ON.

An important thing to remember while using the ST7LITE2 amplifier is the "offset compensation", which is mandatory due to the design of the device.

## **6 REFERENCES**

To find out more about different ADC errors and compensating techniques, refer to the following application notes available on http://www.st.com

AN1711: Software Techniques for compensating ST7 ADC Errors

AN1636: Understanding and minimizing ADC conversion errors

## **7 EXAMPLE SOFTWARE**

The complete software can be found on the ST Internet website in a zipped file format. It is intended for use only as an example. It is up to you to adapt it to your specific application requirements.

The source file is for guidance only. STMicroelectronics shall not be held liable for any direct, indirect or consequential damages with respect to any claims arising from use of this software.

"THE PRESENT NOTE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH A NOTE AND/OR THE USE MADE BY CUSTOMERS OF THE INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS."

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners © 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com