
SCES210I - APRIL 1999 - REVISED JANUARY 2003

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4.1 ns at 3.3 V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### **DCT OR DCU PACKAGE** (TOP VIEW)



### YEA OR YZA PACKAGE (BOTTOM VIEW)

GND 2Y	O 4	50	2A
2Y	○3	60	1Y
1A	02	70	20E
10E	01	80	Vcc

## description/ordering information

This dual buffer/line driver is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC2G241 is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡	
	NanoStar™ WCSP (DSBGA) – YEA	Reel of 3000	SN74LVC2G241YEAR	Ca	
–40°C to 85°C	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Reel of 3000	SN74LVC2G241YZAR	C2_	
10 0 10 00 0	SSOP - DCT	Reel of 3000	SN74LVC2G241DCTR	C41	
	VSSOP – DCU	Reel of 3000	SN74LVC2G241DCUR	C44	
	VSSOP - DC0	Reel of 250	SN74LVC2G241DCUT	C41_	

TPackage drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

following character to designate the assembly/test site.

STRUMENTS

### description/ordering information (continued)

The SN74LVC2G241 is organized as two 1-bit line drivers with separate output-enable  $(1\overline{OE}, 2OE)$  inputs. When  $1\overline{OE}$  is low and 2OE is high, the device passes data from the A inputs to the Y outputs. When  $1\overline{OE}$  is high and 2OE is low, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking or the current-sourcing capability of the driver.


This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### **Function Tables**

INPU	JTS	OUTPUT
10E	1A	1Y
L	Н	Н
L	L	L
Н	Χ	Z

INP	JTS	OUTPUT
20E	2A	2Y
Н	Н	Н
Н	L	L
L	Χ	Z

### logic diagram (positive logic)





SCES210I - APRIL 1999 - REVISED JANUARY 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DCT package	220°C/W
DCU package	227°C/W
YEA/YZA package	140°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



# recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
\/	Cupply voltage	Operating	1.65	5.5	V		
VCC	Supply voltage	Data retention only	1.5		V		
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>				
\ <i>/</i>	High level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V		
VIH	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V		
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$				
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>			
V/	Law lavel input value	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	W		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.8	V		
		V <sub>CC</sub> = 4.5 V to 5.5 V		$0.3 \times V_{CC}$			
٧ <sub>I</sub>	Input voltage	•	0	5.5	V		
.,	Outrot valta ra	High or low state	0	Vcc	M		
VO	Output voltage	3-state	0	5.5	٧		
		V <sub>CC</sub> = 1.65 V		-4			
	High-level output current	V <sub>CC</sub> = 2.3 V		-8	1		
loh				-16	mA		
		VCC = 3 V		-24			
		V <sub>CC</sub> = 4.5 V		-32			
		V <sub>CC</sub> = 1.65 V		4			
		V <sub>CC</sub> = 2.3 V		8			
IOL	Low-level output current			16	mA		
		VCC = 3 V		24			
		V <sub>CC</sub> = 4.5 V		32			
		$V_{CC}$ = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	ns/V		
$\Delta t/\Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		10			
		$V_{CC} = 5 V \pm 0.5 V$		5			
TA	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES210I - APRIL 1999 - REVISED JANUARY 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VCC	MIN	TYP†	MAX	UNIT
		$I_{OH} = -100 \mu A$	1.65 V to 5.5 V	V <sub>CC</sub> -0.1			
Voн		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
		$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			V
VOH		$I_{OH} = -16 \text{ mA}$	2.1/	2.4			V
		I <sub>OH</sub> = -24 mA	3 V	2.3			
		I <sub>OH</sub> = -32 mA	4.5 V	3.8			
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1	
		I <sub>OL</sub> = 4 mA	1.65 V			0.45	
l .,		I <sub>OL</sub> = 8 mA	2.3 V			0.3	V
VOL		I <sub>OL</sub> = 16 mA	2.1/			0.4	V
		I <sub>OL</sub> = 24 mA	3 V			0.55	
		I <sub>OL</sub> = 32 mA	4.5 V			0.55	
II	A or Control inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5	μΑ
l <sub>off</sub>		$V_I$ or $V_O = 5.5 V$	0			±10	μΑ
loz		V <sub>O</sub> = 0 to 5.5 V	3.6 V			10	μΑ
Icc		$V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$	1.65 V to 5.5 V			10	μΑ
Δlcc		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 5.5 V			500	μΑ
Ci		$V_I = V_{CC}$ or GND	3.3 V		3.5		pF
Co		$V_O = V_{CC}$ or GND	3.3 V		6.5		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	PARAMETER FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =		V <sub>CC</sub> =		V <sub>CC</sub> =		± 0.5	= 5 V 5 V	UNIT
		(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Υ	3.3	8.8	1.5	4.8	1.4	4.3	1	3.7	ns
t <sub>en</sub>	ŌĒ	Y	4	9.9	1.9	5.6	1.2	4.7	1.2	3.8	ns
tdis	ŌĒ	Υ	1.5	11.6	1	5.8	1.4	4.4	1	3.4	ns
t <sub>en</sub>	OE	Υ	3.2	8.8	1.5	4.7	1.6	4.1	1.1	3.3	ns
t <sub>dis</sub>	OE	Υ	1.7	12.5	1	5.2	1	4.2	1	3.3	ns

# operating characteristics, $T_A = 25^\circ$

	PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 V$	$V_{CC} = 3.3 \text{ V}$	V <sub>CC</sub> = 5 V	UNIT
FARAIVIETER		CONDITIONS	TYP	TYP	TYP	TYP	ONT	
Card	capacitance	Outputs enabled	f _ 10 M⊔→	19	19	20	22	ρF
Cpd		Outputs disabled	f = 10 MHz	2	2	2	3	рг




### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S</b> 1
tPLH/tPHL	Open
tPLZ/tPZL	V <sub>LOAD</sub>
tPHZ/tPZH	GND

**LOAD CIRCUIT** 

.,	INF	PUTS	.,		•	_	.,
vcc	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V $\pm$ 0.15 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	500 Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V $\pm$ 0.5 V	VCC	≤2.5 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	50 pF	500 Ω	0.3 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tplH and tpHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## DCT (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated