

# Contents

Page	Section	Title
5	1.	Introduction
6	1.1.	Features
6	1.2.	Features of the MAS 35x9F Family
7	1.3.	Application Overview
8	2.	Functional Description
8	2.1.	Overview
8	2.2.	Architecture of the MAS 35x9F
8	2.3.	DSP Core
9	2.3.1.	RAM and Registers
9	2.3.2.	Firmware and Software
9	2.3.2.1.	Internal Program ROM and Firmware, MPEG-Decoding
9	2.3.2.2.	Program Download Feature
10	2.4.	Audio Codec
10	2.4.1.	A/D Converter and Microphone Amplifier
10	2.4.2.	Baseband Processing
10	2.4.2.1.	Bass, Treble, and Loudness
10	2.4.2.2.	Micronas Dynamic Bass (MDB)
10	2.4.2.3.	Automatic Volume Control (AVC)
10	2.4.2.4.	Balance and Volume
11	2.4.3.	D/A Converters
11	2.4.4.	Output Amplifiers
11	2.5.	Clock Management
11	2.5.1.	DSP Clock
11	2.5.2.	Clock Output At CLKO
12	2.6.	Power Supply Concept
12	2.6.1.	Power Supply Regions
12	2.6.2.	DC/DC Converters
13	2.6.3.	Power Supply Configurations
15	2.7.	Battery Voltage Supervision
15	2.8.	Interfaces
15	2.8.1.	I2C Control Interface
15	2.8.2.	S/PDIF Input Interface
15	2.8.3.	S/PDIF Output
15	2.8.4.	Multiline Serial Audio Input (SDI, SDIB)
15	2.8.5.	Multiline Serial Output (SDO)
15	2.8.6.	Parallel Input/Output Interface (PIO)
16	2.9.	MPEG Synchronization Output
16	2.10.	Default Operation
16	2.10.1.	Stand-by Functions
16	2.10.2.	Power-Up of the DC/DC Converters and Reset
17	2.10.3.	Control of the Signal Processing
17	2.10.4.	Start-up of the Audio Codec
17	2.10.5.	Power-Down
••		

# Contents, continued

Page	Section	Title
18	3.	Controlling
18	3.1.	I <sup>2</sup> C Interface
18	3.1.1.	Device Address
18	3.1.2.	I <sup>2</sup> C Registers and Subaddresses
19	3.1.3.	Naming Convention
20	3.2.	Direct Configuration Registers
20	3.2.1.	Write Direct Configuration Registers
20	3.2.2.	Read Direct Configuration Register
23	3.3.	DSP Core
23	3.3.1.	Access Protocol
24	3.3.2.	Data Formats
24	3.3.2.1.	Run and Freeze (Codes 0hex to 3hex)
24	3.3.2.2.	Read Register (Code A <sub>hex</sub> )
24	3.3.2.3.	Write Register (Code B <sub>hex</sub> )
25	3.3.2.4.	Read Memory (Codes C <sub>hex</sub> and D <sub>hex</sub> )
25	3.3.2.5.	Short Read Memory (Codes C4 <sub>hex</sub> and D4 <sub>hex</sub> )
25	3.3.2.6.	Write Memory (Codes Ehex and Fhex)
25	3.3.2.7.	Short Write Memory (Codes E4 <sub>hex</sub> and F4 <sub>hex</sub> )
25	3.3.2.8.	Clear SYNC Signal (Code 5hex)
26	3.3.2.9.	Default Read
26	3.3.2.10.	Fast Program Download (Code 6 <sub>hex</sub> )
26	3.3.2.11.	Serial Program Download
27	3.3.2.12.	Read IC Version (Code 7 <sub>hex</sub> )
27	3.3.3.	List of DSP Registers
27	3.3.4.	List of DSP Memory Cells
28	3.3.4.1.	Application Selection and Application Running
28	3.3.4.2.	Application Specific Control
38	3.3.5.	Ancillary Data
39	3.3.6.	DSP Volume Control
39	3.3.7.	Explanation of the G.729A Data Format
40	3.4.	Audio Codec Access Protocol
40	3.4.1.	Write Codec Register
40	3.4.2.	Read Codec Register
41	3.4.3.	Codec Registers
47	3.4.4.	Basic MDB Configuration
48	4.	Specifications
<b>4</b> 8	<b></b> 4.1.	Outline Dimensions
40 49	4.2.	Pin Connections and Short Descriptions
49 51	4.3.	Pin Descriptions
51	4.3.1.	Power Supply Pins
51	4.3.1. 4.3.2.	Analog Reference Pins
52		-
52 52	4.3.3. 4.3.4.	DC/DC Converters and Battery Voltage Supervision
52 52	4.3.4. 4.3.5.	Oscillator Pins and Clocking Control Lines
52 52	4.3.6. 4.3.6.1	Parallel Interface Lines
52	4.3.6.1.	PIO Handshake Lines

# Contents, continued

Page	Section	Title
52	4.3.7.	Serial Input Interface (SDI)
52	4.3.8.	Serial Input Interface B (SDIB)
52	4.3.9.	Serial Output Interface (SDO)
53	4.3.10.	S/PDIF Input Interface
53	4.3.11.	S/PDIF Output Interface
53	4.3.12.	Analog Input Interfaces
53	4.3.13.	Analog Output Interfaces
53	4.3.14.	Miscellaneous
54	4.4.	Pin Configurations
55	4.5.	Internal Pin Circuits
57	4.6.	Electrical Characteristics
57	4.6.1.	Absolute Maximum Ratings
58	4.6.2.	Recommended Operating Conditions
62	4.6.3.	Digital Characteristics
63	4.6.3.1.	I <sup>2</sup> C Characteristics
64	4.6.3.2.	Serial (I <sup>2</sup> S) Input Interface Characteristics (SDI, SDIB)
65	4.6.3.3.	Serial Output Interface Characteristics (SDO)
67	4.6.3.4.	S/PDIF Input Characteristics
68	4.6.3.5.	S/PDIF Output Characteristics
69	4.6.3.6.	PIO as Parallel Input Interface: DMA Mode
70	4.6.3.7.	PIO As Parallel Input Interface: Program Download Mode
71	4.6.3.8.	PIO as Parallel Output Interface
72	4.6.4.	Analog Characteristics
75	4.6.5.	DC/DC Converter Characteristics
77	4.6.6.	Typical Performance Characteristics
80	4.7.	Typical Application in a Portable Player
81	4.8.	Recommended DC/DC Converter Application Circuit
82	5.	Data Sheet History

# **License Notice**

The different members of the MAS 35x9F family require different licensing models. The license fee of the MP3 decoder will be paid by Micronas.

MPEG 2 AAC technology is developed in cooperation with Fraunhofer IIS (http://www.iis.fhg.de).

Supply of this implementation of AAC technology does not convey a license nor imply any right to use this implementation in any finished end-user or ready-to-use final product. An independant license for such use is required. contact: aacla@dolby.com

Supply of this implementation of G.729A technology does not convey a license nor imply any right to use this implementation in any finished end-user or ready-to-use final product. An independant license for such use is required. For information on such license agreement please contact: Sipro Lab Telecom Inc. email: patriciam@sipro.com http://www.sipro.com Fax: +1 (514) 737-2327 MPEG Layer 2/3, AAC Audio Decoder, G.729 Annex A Codec

Release Note: Revision bars indicate significant changes to the previous edition. This data sheet applies to the MAS 35x9F version B4.

#### 1. Introduction

The MAS 35x9F is a single-chip, low-power MPEG layer 2/3 and MPEG2-AAC audio stereo decoder. It also contains the G.729 Annex A speech compression and decompression technology for use in memory-based or broadcast applications. Additional functionality is achievable via download software (e.g. CELP voice decoder, Micronas SC4 (ADPCM) encoder / decoder).

The MAS 35x9F decoding block accepts compressed digital data streams as serial bit streams, or in parallel format and provides serial PCM and S/PDIF output of decompressed audio. In addition to the signal processing function, the IC incorporates a high-performance stereo D/A converter, headphone amplifiers, a stereo A/D converter, a microphone amplifier, and two DC/DC converters.

Thus, the MAS 35x9F provides a true '**ALL-IN-ONE**' solution that is ideally suited for highly optimized memory based portable music players with integrated speech recording and playback function.

In MPEG 1 (ISO 11172-3), three hierarchical layers of compression have been standardized. The most sophisticated and complex, layer 3, allows compression rates of approximately 12:1 for mono and stereo signals while still maintaining CD audio quality. Layer 2 (widely used in e.g. in DVD) achieves a compression of 8:1 without significant losses in audio quality.

The MAS 35x9F supports the 'Advanced Audio Coding' (AAC) that is defined as a part of MPEG 2. AAC provides compression rates up to 16:1. It defines several profiles for different applications. This IC decodes the 'low complexity profile' that is especially optimized for portable applications.

The MAS 35x9F also implements a voice encoder and decoder that is compliant to the ITU Standard G.729 Annex A.

SC4 is a proprietary Micronas speech codec technology that can be downloaded to the MAS 35x9F to allow recording and playing back speech at various sampling rates.

# 1.1. Features

#### Firmware

- MPEG 1/2 layer 2 and layer 3 decoder
- Extension to MPEG 2 layer 3 for low sampling rates ("MPEG 2.5")
- Extraction of MPEG Ancillary Data
- MPEG 2 AAC<sup>1)</sup> decoder (low complexity profile)
- Micronas G.729 Annex A speech compression and decompression<sup>1)</sup>
- Master or slave clock operation
- Adaptive bit rates (bit rate switching)
- Intelligent power management (processor clock is dependent on sampling frequencies)
- SDMI-compliant security technology
- Stereo channel mixer
- Bass, treble, and loudness function
- Micronas Dynamic Bass (MDB)
- Automatic Volume Control (AVC)

### Interfaces

- 2 serial asynchronous interfaces for bit streams and uncompressed digital audio
- Parallel handshake bit stream input
- Serial audio output via I<sup>2</sup>S and related formats
- S/PDIF data input and output
- Controlling via I<sup>2</sup>C interface

# **Hardware Features**

- Two independent embedded DC/DC converters (e.g. for DSP and flash RAM supply)
- Low DC/DC converter start-up voltage (0.9 V)
- DC converter efficiency up to 95%
- Battery voltage monitor
- Low supply voltage down to 2.5 V
- Low power dissipation down to 70 mW
- High-performance RISC DSP core
- On-chip crystal oscillator
- Hardware power management and power-off functions
- Microphone amplifier
- Stereo A/D converter for FM/AM-radio and speech input
- CD quality stereo D/A converter
- Headphone amplifier
- Noise and power-optimized volume
- External clock or crystal frequency of 13...28 MHz
- Standby current < 10 μA</li>

# 1.2. Features of the MAS 35x9F Family

Feature	3509	3519	3529	3539	3549	3559
Layer 3 Decoder	х	Х	Х	Х		
G.729 Encoder/Decoder	Х	Х			Х	
AAC Decoder	Х		Х			Х

<sup>&</sup>lt;sup>1)</sup> See license note on page 4

# **1.3. Application Overview**

The following block diagram shows an example application for the MAS 35x9F in a portable audio player device. Besides a simple controller and the external flash memories, all required components are integrated in the MAS 35x9F. The MAS 35x9F supports both speech and radio quality audio encoding, as well as compressed-audio decoding tasks. Fig. 1–1 depicts a portable audio application that is power optimized. The two embedded DC/DC converters of the MAS 35x9F generate optimum power supply voltages for the DSP core and also for state-of-the art flash memories that typically require 2.7 to 3.3 V supply.

The performance of the DC/DC converters reaches efficiencies up to 95%.




Fig. 1–1: Example application for the MAS 35x9F in a portable audio player device

# 2. Functional Description

# 2.1. Overview

The MAS 35x9F is intended for use in portable consumer audio applications. It receives parallel or serial data streams and decodes MPEG Layer 2 and 3 (including the low sampling frequency extensions) and MPEG 2 AAC. A low bit-rate speech codec compliant to the ITU Standard G.729 Annex A is integrated. Additional downloadable software modules (SDMI, other audio/speech encoders/decoders) are available on request.

# 2.2. Architecture of the MAS 35x9F

The hardware of the MAS 35x9F consists of a highperformance RISC Digital Signal Processor (DSP), and appropriate interfaces. A hardware overview of the IC is shown in Fig. 2–1.

### 2.3. DSP Core

The internal processor is a dedicated DSP for advanced audio applications.




Fig. 2-1: The MAS 35x9F architecture

## 2.3.1. RAM and Registers

The DSP core has access to two RAM banks denoted D0 and D1. All RAM addresses can be accessed in a 20-bit or a 16-bit mode via  $l^2C$  bus. For fast access of internal DSP states the processor core has an address space of 256 data registers which also can be accessed via  $l^2C$  bus. For more details, please refer to Section 3.3.on page 24.

#### 2.3.2. Firmware and Software

#### 2.3.2.1. Internal Program ROM and Firmware, MPEG-Decoding

The firmware implemented in the program ROM of the MAS 35x9F provides MPEG 1/2 Layer 2, MPEG 1/2/ 2.5 Layer 3 and MPEG 2 AAC-decoding as well as a G.729 encoder and decoder.

The DSP operating system starts the firmware in the "Application Selection Mode". By setting the appropriate bit in the Application Select memory cell (see Table 3–8 on page 29), the MPEG audio decoder or the G.729 Codec can be activated.

The MPEG decoder provides an automatic standard detection mode. If all MPEG audio decoders are

selected, the Layer 2, Layer 3 or AAC bit stream is recognized and decoded automatically.

To add/remove MPEG layers while running in MPEG decoding mode (e.g. Layer 2, Layer 3 (0x0c) to Layer 2, Layer 3, AAC (0x1c)), the application selection has to be reset before writing the new value.

For general control purposes, the operation system provides a set of  $I^2C$  instructions that give access to internal DSP registers and memory areas.

An auxiliary digital volume control and mixer matrix is applied to the digital stereo audio data. This matrix is capable of performing the balance control and a simple kind of stereo basewidth enhancement. All four factors LL, LR, RL, and RR are adjustable, please refer to Fig. 3–3 on page 39.

#### 2.3.2.2. Program Download Feature

The standard functions of the MAS 35x9F can be extended or substituted by downloading up to 4 kWords (1 Word = 20 bits) of program code and additionally up to 4 kWords of coefficients into the internal RAM.




Fig. 2–2: Encoder signal flow




Fig. 2–3: Decoder signal flow

# 2.4. Audio Codec

A sophisticated set of audio converters and sound features has been implemented to comply with various kinds of operating environments that range up to highend equipment (see Fig. 2–4).




Fig. 2–4: Signal flow block diagram of Audio Codec

### 2.4.1. A/D Converter and Microphone Amplifier

A pair of A/D converters is provided for recording or loop-through purposes. In addition, a microphone amplifier including voltage supply function for an electret type microphone has been integrated.

### 2.4.2. Baseband Processing

The several baseband functions are applied to the digital audio signal immediately before D/A conversion.

### 2.4.2.1. Bass, Treble, and Loudness

Standard baseband functions such as bass, treble, and loudness are provided (refer to Table 3–15 for details).

# 2.4.2.2. Micronas Dynamic Bass (MDB)

The Micronas Dynamic Bass system (MDB) was developed to extend the frequency range of loudspeakers or headphones below the cutoff frequency of the speakers. In addition to dynamically amplifying the low frequency bass signals, the MDB exploits the psychoacoustic phenomenon of the 'missing fundamental'. Adding harmonics of the frequency components below the cutoff frequency gives the impression of actually hearing the low frequency fundamental, while at the same time retaining the loudness of the original signal. Due to the parametric implementation of the MDB, it can be customized to create different bass effects and adapted to various loudspeaker characteristics (see Section 3.4.4. and Table 3–15).

# 2.4.2.3. Automatic Volume Control (AVC)

In a collection of tracks from different sources fairly often the average volume level varies. Especially in a noisy listening environment the user must adjust the volume to achieve a comfortable listening enjoyment. The Automatic Volume Correction (AVC) solves this problem by equalizing the volume level.

To prevent clipping, the AVC's gain decreases quickly in dynamic boost conditions. To suppress oscillation effects, the gain increases rather slowly for low level inputs. The decay time is programmable by means of the AVC register (see Table 3–15 on page 41).

For input levels of -18 dBr to 0 dBr, the AVC maintains a fixed output level of -9 dBr. Fig. 2–5 shows the AVC output level versus its input level. For volume and baseband registers set to 0 dB, a level of 0 dBr corresponds to full scale input/output.




Fig. 2–5: Simplified AVC characteristics

### 2.4.2.4. Balance and Volume

To minimize quantization noise, the main volume control is automatically split into a digital and an analog part. The volume range is -114...+12 dB with an additional mute position. A balance function is provided.

### 2.4.3. D/A Converters

A pair of Micronas' unique multibit sigma-delta D/A converters is used to convert the audio data with high linearity and a superior S/N. In order to attenuate high-frequency noise caused by noise-shaping, internal low-pass filters are included. They require additional external capacitors between pins FILTx and OUTx (see Section 4.7.on page 80).

# 2.4.4. Output Amplifiers

The integrated output amplifiers are capable of directly driving stereo headphones or loudspeakers of 16...32  $\Omega$  impedance via 22- $\Omega$  series resistors. If more output power is required, the right output signal can be inverted and a single loudspeaker can be connected as a bridge between pins OUTL and OUTR. In this case for optimized power the source should be set to mono.




Fig. 2–6: Bridge operation mode

### 2.5. Clock Management

The MAS 35x9F is driven by a single crystal-controlled clock with a frequency of 18.432 MHz. It is possible to drive the MAS 35x9F with other reference clocks. In this case, the nominal crystal frequency must be written into memory location D0:348. The crystal clock acts as a reference for the embedded synthesizer that generates the internal clock.

For compressed audio data reception, the MAS 35x9F may act either as the clock master (Demand Mode) or as a slave (Broadcast Mode) as defined by bit[1] in IOControlMain memory cell (see Table 3–9 on page 30). In both modes, the output of the clock synthesizer depends on the sample rate of the decoded data stream as shown in Table 2–1.

In the BROADCAST MODE (PLL on), the incoming audio data controls the clock synthesizer via a PLL.

In the DEMAND MODE (PLL off) the MAS 35x9F acts as the system master clock. The data transfer is triggered by a demand signal at pin EOD.

## 2.5.1. DSP Clock

The DSP clock has separate divider. In order to reduce the power consumption, it is set to the lowest acceptable rate of the synthesizer clock which is capable to allow the processor core to perform all tasks.

# 2.5.2. Clock Output At CLKO

If the DSP or audio codec functions are enabled (bits[11] or [10] in the Control Register at  $I^2C$  subaddress  $6A_{hex}$ ), the reference clock at pin CLKO is derived from the synthesizer clock.

Dependent on the sample rate of the decoded signal a scaler is applied which automatically divides the clockout by 1, 2, or 4, as shown in Table 2–1. An additional division by 2 may be selected by setting bit[17] of the OutClkConfig memory cell (see Table 3–9 on page 30). The scaler can be disabled by setting bit[8] of this cell.

The controlling at OutClkConfig is only possible as long as the DSP is operational (bit[10] of the Control Register). Settings remain valid if the DSP is disabled by clearing bit[10].

	Output Frequency at CLKO/MHz							
f <sub>s</sub> /kHz	Synth. Clock bit[8]=1		er On bit[17]=0	Scaler Plus Extra Division bit[8]=0, bit[17]=				
48	24.576	512·fs	24.576	256·fs	12.288			
44.1	22.5792	UTE IS	22.5792	20015	11.2896			
32	24.576	768·f <sub>s</sub>	24.576	384·f <sub>s</sub>	12.288			
24	21.070	512·fs	12.288	256.fs	6.144			
22.05	22.5792	012 IS	11.2896	20015	5.6448			
16	24.576	768·f <sub>s</sub>	12.288	384·f <sub>s</sub>	6.144			
12	24.070	512·fs	6.144	256·fs	3.072			
11.025	22.5792	S I S	5.6448	200 's	2.8224			
8	24.576	768·f <sub>s</sub>	6.144	384·f <sub>s</sub>	3.072			

 Table 2–1:
 Settings of bits[8] and [17] in OutClkConfig

 and resulting CLKO output frequencies

# 2.6. Power Supply Concept

The MAS 35x9F has been designed for minimal power dissipation. In order to optimize the battery management in portable players, two DC/DC converters have been implemented to supply the complete portable audio player with regulated voltages.

### 2.6.1. Power Supply Regions

The MAS 35x9F has five power supply regions.

The VDD/VSS pin pair supplies all digital parts including the DSP core, the XVDD/XVSS pin pair is connected to the digital signal pin output buffers, the AVDD0/AVSS0 supply is for the analog output amplifiers, AVDD1/AVSS1 for all other analog circuits like clock oscillator, PLL circuits, system clock synthesizer and A/D and D/A converters. The I<sup>2</sup>C interface has an own supply region via pin I2CVDD. Connecting this to the microcontroller supply assures that the I<sup>2</sup>C bus always works as long as the microcontroller is alive so that the operating modes can be selected.

Beside these regions, the DC/DC converters have start-up circuits of their own which get their power via pin VSENSx.

### 2.6.2. DC/DC Converters

The MAS 35x9F has two embedded high-performance step-up DC/DC converters with synchronous rectifiers to supply both the DSP core itself and external circuitry such as a controller or flash memory at two different voltage levels. An overview is given in Fig. 2–7 on page 13.

The DC/DC converters are designed to generate an output voltage between 2.0 V and 3.5 V which can be programmed separately for each converter via the  $l^2C$  interface (see table 3.3). Both converters are of bootstrapped type allowing to start up from a voltage down to 0.9 V for use with a single battery or NiCd/NiMH cell. The default output voltages are 3.0 V. Both converters are enabled with a high level at pin DCEN and enabled/disabled by the  $l^2C$  interface.

The MAS 35x9F DC/DC converters feature a constantfrequency, low noise pulse width modulation (PWM) mode and a low quiescent current, pulse frequency modulation (PFM) mode for improved efficiencies at low current loads. Both modes – PWM or PFM – can be selected independently for each converter via  $I^2C$ interface. The default mode is PWM.

In PWM mode the switching frequency of the power-MOSFET-switches is derived from the crystal oscillator. Switching harmonics generated by constant frequency operation are consistent and predictable. When the audio codec is enabled the switching frequency of the converters is synchronised to the audio codec clock to avoid interferences into the audio band. The actual switching frequency can be selected via the  $l^2C$ -interface between 300 kHz and 580 kHz (for details see DCFR Register in Table 3–3 on page 21).

In PFM operation mode the switching frequency is controlled by the converters themself, it will be just high enough to service the output load thus resulting in the best possible efficiency at low current loads. PFM mode does not need a clock signal from the crystal oscillator. If both converters do not use the PWMmode, the crystal clock will be shut down as long it is not needed from other internal blocks.

The synchronous rectifier bypasses the external Schottky diode to reduce losses caused by the diode forward voltage providing up to 5% efficiency improvement. By default, the P-channel synchronous rectifier switch is turned on when the voltage at pin(s) DCSOn exceeds the converter's output voltage at pin(s) VSENSn and turns off when the inductor current drops below a threshold. If one or both converters are disabled, the corresponding P-channel switch will be turned on, connecting the battery voltage to the DC/DC converters output voltage at pin VSENSn. However, it is possible to individually disable both synchronous rectifier switches by setting the corresponding bits (bit[8] and [0] in DCCF-register).

If both DC/DC-converters are off, a high signal may be applied at pin DCEN. This will start the converters in their default mode (PWM with 3.0 V output voltage). The PUP signal will change from low to high when both converters have reached their nominal output voltage and will return to low when both converters output voltages have dropped 200 mV below their programmed output voltage. The signal at pin PUP can be used to control the reset of an external microcontroller (see Section 2.10.2. on page 16 for details on start up procedure).

If only DC/DC-converter 1 is used, the output of the unused converter 2 (VSENS2) must be connected to the output of converter 1 (VSENS1) to make the PUP signal work properly. Also, if a DC/DC-converter is not used (no inductor connected), the pin DCSO must be left vacant.

# 2.6.3. Power Supply Configurations

One of the following supply configurations may be used:

- Power-optimized solution (recommended operation). DC/DC 1 (e.g. 2.5 V) drives the MAS 35x9F DSP and the audio circuitry, DC/DC 2 (e.g. 2.7 V) supplies controller and flash (see Fig. 2–8 on page 14)
- Volume-optimized solution. DC/DC 1 (e.g. 2.7 V) supplies controller, flash and MAS 35x9F audio parts, DC/DC 2 generates e.g. 2.5 V for the MAS 35x9F DSP (see Fig. 2–9 on page 14).
- Minimized external components. DC/DC 1 operates on e.g. 2.7 V and feeds all components, DC/DC 2 remains off (see Fig. 2–10 on page 14).

 External power supply. All components are powered by an external source, no DC/DC converter is used (see Fig. 2–11 on page 14).

If DC/DC converter 1 is used, it must supply the analog circuits (pins AVDD0, AVDD1) of the MAS 35x9F.

If only one DC/DC converter is required, DC/DC1 must be used. Pin DCSO2 must be left vacant, pin VSENS2 should be connected to pin VSENS1.

If the DC/DC converters are not used, pin DCEN must be connected to VSS, DCSOx must be left vacant.




Fig. 2–7: DC/DC converter overview. The DCEN input must be connected to pin I2CVDD via the start-up push button.




Fig. 2–8: Solution 1: Power-optimized




Fig. 2-10: Solution 3: Minimized components




Fig. 2-9: Solution 2: Volume-optimized




Fig. 2–11: Solution 4: External power supply

## 2.7. Battery Voltage Supervision

A battery voltage supervision circuit (at pin VBAT) is provided which is independent of the DC/DC converters. It can be programmed to supervise one or two battery cells. The voltage is measured by subsequently setting a series of voltage thresholds and checking the respective comparison result in register 77<sub>hex</sub>.

#### 2.8. Interfaces

The MAS 35x9F uses an I<sup>2</sup>C control interface, a serial input interface for MPEG bit streams, and digital audio output interfaces for the decoded audio data (I<sup>2</sup>S and S/PDIF). S/PDIF input is available after Software download. A parallel I/O interface (PIO) may be used for fast data exchange.

### 2.8.1. I<sup>2</sup>C Control Interface

For controlling and program download purposes, a standard  $I^2C$  slave interface is implemented. A detailed description of all functions can be found in Section 3.

### 2.8.2. S/PDIF Input Interface

The S/PDIF interface receives a one-wire serial bus signal. In addition to the signal input pin SPDI1/SPDI2, a reference pin SPDIR is provided to support balanced signal sources or twisted pair transmission lines.

The synchronization time on the input signal is < 50 ms.

S/PDIF input is not supported for MPEG 1/2 Layer 2/3 and MPEG 2 AAC.

Micronas has developed a download software for flexible usage of the S/PDIF I/O and SDI/SDO interfaces. It is described in Download Software Supplement I2SPDIF (6251-505-1PDS).

### 2.8.3. S/PDIF Output

The S/PDIF output of the baseband audio signals is implemented at pin SPDO since version B4.

The channel status bits can be set as described in Table 3–9.

#### 2.8.4. Multiline Serial Audio Input (SDI, SDIB)

There are two multiline serial audio input interfaces (SDI, SDIB) each consisting of the three pins SI(B)C, SI(B)I, and SI(B)D. The standard firmware only supports SDIB for bit-stream signals, while PCM-inputs should be routed to SDI.

The interfaces can be configured as continuous bitstream or word-oriented inputs. For the MPEG bit streams, the word strobe pin SIBI must always be connected to  $V_{SS}$ ; bits must be sent MSB first as created by the encoder.

If the download software (refer to Download Software Supplement I2SPDIF (6251-505-1PDS)) is used, the interface acts as an  $I^2$ S-type with SI(B)I as a word-strobe for PCM data.

In case of the Demand Mode (see Section 2.5.), the signal clock coming from the data source must be higher than the <u>nominal</u> data transmission rate (e.g. 128 kbit/s). Pin EOD is used to interrupt the data flow whenever the input buffer of the MAS 35x9F is filled.

For controlling details, please refer to Table 3–9 on page 30.

# 2.8.5. Multiline Serial Output (SDO)

The serial audio output interface of the MAS 35x9F is a standard I<sup>2</sup>S-like interface consisting of the data lines SOD, the word strobe SOI and the clock signal SOC. It is possible to choose between two standard interface configurations (16-bit data words with word strobe time offset or 32-bit data words with inverted SOI-signal).

If the serial output generates 32 bits per audio sample, only the first 20 bits will carry valid audio data. The 12 trailing bits are set to zero by default.


### 2.8.6. Parallel Input/Output Interface (PIO)

The parallel interface of the MAS 35x9F consists of the <u>8 data lines PI12...PI19</u> (MSB) and the control lines PCS, PR, PRTR, PRTW, and EOD. It can be used for data exchange with an external memory, for fast program download and for other special purposes as defined by the DSP software.

For MPEG-data input, the PIO interface is activated by setting bits[9] and [8] in D0:346 to 01. For the hand-shake protocol, please refer to Section 4.6.3.6. on page 69.

# 2.9. MPEG Synchronization Output

The signal at pin SYNC is set to '1' after the internal decoding for the MPEG header has been finished for one frame. The rising edge of this signal can be used as an interrupt input for the controller that triggers the read out of the control information and ancillary data. As soon as the MAS 35x9F has received the SYNC reset command (see Section 3.3.2.8. on page 26), the SYNC signal is cleared. If the controller does not issue a reset command, the SYNC signal returns to '0' as soon as the decoding of the next MPEG frame is started. MPEG status and ancillary data become invalid until the frame is completely decoded and the signal at pin SYNC rises again. The controller must have finished reading all MPEG information before it becomes invalid. The MPEG Layer 2/3 frame lengths are given in Table 2–2. AAC has no fixed frame length.



**Fig. 2–12:** Schematic timing of the signal at pin SYNC. The signal is cleared at  $t_{read}$  when the controller has issued a Clear SYNC Signal command (see Section 3.3.2.8. on page 26). If no command is issued, the signal returns to '0' just before the decoding of the next MPEG frame.

Table 2-2: Frame length in MPEG Layer 2/3

f <sub>s</sub> /kHz	Frame Length Layer 2	Frame Length Layer 3
48	24 ms	24 ms
44.1	26.12 ms	26.12 ms
32	36 ms	36 ms
24	24 ms	24 ms
22.05	26.12 ms	26.12 ms
16	36 ms	36 ms
12	not available	48 ms
11.025	not available	52.24 ms
8	not available	72 ms

# 2.10. Default Operation

This sections refers to the standard operation mode "power-optimized solution" (see Section 2.6.3.).

# 2.10.1. Stand-by Functions

After applying the battery voltage, the system will remain stand-by, as long as the DCEN pin level is kept low. Due to the low stand-by current of CMOS circuits, the battery may remain connected to DCSOn/VSENSn at all times.

#### 2.10.2. Power-Up of the DC/DC Converters and Reset

The battery voltage must be applied to pin DCSOn via the  $22-\mu$ H inductor and, furthermore, to the sense pin VSENSn via a Schottky diode (see Fig. 2–7 on page 13).

For start-up, the pin DCEN must be connected via an external "start" push button to the I2CVDD supply, which is equivalent to the battery supply voltage (> 0.9 V) at start-up.

The supply at DCEN must be applied until the DC/DC converters have started up (signal at pin PUP) and then removed for normal operation.

As soon as the output voltage at VSENSn reaches the default voltage monitor reset level of 3.0 V, the respective internal PUPn bit will be set. When both PUPn bits are set, the signal at pin PUP will go high and can be used to start and reset the microcontroller.

Before transmitting any  $I^2C$  commands, the controller must issue a power-on reset to pin POR. The separate supply pin I2CVDD assures that the  $I^2C$  interface works indepentently of the DSP or the audio codec. Now the desired supply voltage can be programmed at  $I^2C$  subaddress  $76_{hex}$ .

The signal at pin PUP will return to low only when both PUPn flags ( $I^2C$  subaddress  $76_{hex}$ ) have returned to zero. Care must be taken when changing both DC/DC output voltages to higher values. In this case, both output voltages are momentarily insufficient to keep the PUPn flags up; the resulting dip in the signal at the PUP pin may in turn reset the microcontroller. To avoid this condition, only one DC/DC output voltage should be changed at a time. Before modifying the second voltage, the microcontroller must wait for the PUPn flag of the first voltage to be set again.

If only DC/DC converter 1 is used, the reference voltage of the second unused should be set to a lower value than that of converter 1 and its pin VSENS2 should be connected to VDD. The operating mode (pulse width modulation or pulse frequency modulationare controlled at  $I^2C$  subaddress  $76_{hex}$ , the operating frequency at  $I^2C$  subaddress  $77_{hex}$ .

# 2.10.3. Control of the Signal Processing

Before starting the DSP, the controller should check for a sufficient voltage supply (respective flag PUPn at  $I^2C$  subaddress  $76_{hex}$ ). The DSP is enabled by setting the appropriate bit in the Control register ( $I^2C$  subaddress  $6A_{hex}$ ). The nominal frequency of the crystal oscillator must be written into D0:348. After an initialization phase of 5 ms, the DSP data registers can be accessed via  $I^2C$ .

Input and output control is performed via memory location D0:346 and D0:347. The serial input interface SDIB is the default. The decoded audio can be routed to either the S/PDIF, the SDO and the analog outputs. The output clock signal at pin CLKO is defined in D0:349.

All changes in the D0-memory cells become effective synchronously upon setting the LSB of Main I/O Control (see Table 3–9 on page 30). Therefore, this cell should always be written at last.

The digital volume control (see Table 3–9 on page 30) is applied to the output signal of the DSP. The decoded audio data will be available at the SPDO output interface in the next version.

The DSP does not have to be started if its functions are not needed, e.g. for routing audio via the A/D and the D/A converters through the codec part of the IC.

# 2.10.4. Start-up of the Audio Codec

Before enabling the audio codec, the controller should check for a sufficient voltage supply (respective flag PUPn at  $I^2C$  subaddress  $76_{hex}$ ).

The audio codec is enabled by setting the appropriate bit at the Control register (I<sup>2</sup>C subaddress  $6A_{hex}$ ). After an initialization phase of 5 ms, the DSP data registers can be accessed via I<sup>2</sup>C. The A/D and the D/A converters must be switched on explicitly (register 00  $00_{hex}$  at I<sup>2</sup>C subaddress  $6C_{hex}$ ). The D/A converters may either accept data from the A/D converters or the output of the DSP, or a mix of both<sup>1</sup>) (register 00  $06_{hex}$  and 00  $07_{hex}$  at I<sup>2</sup>C subaddress  $6C_{hex}$ ). Finally, an appropriate output volume (register 00  $10_{hex}$  at I<sup>2</sup>C subaddress  $6C_{hex}$ ) must be selected.

#### 2.10.5. Power-Down

All analog outputs should be muted and the A/D and the D/A converters must be switched off (register 00  $10_{hex}$  and 00  $00_{hex}$  at I<sup>2</sup>C subaddress  $6C_{hex}$ ). The DSP and the audio codec must be disabled (clear DSP\_EN and CODEC\_EN bits in the Control register, I<sup>2</sup>C subaddress  $6A_{hex}$ ). By clearing both DC/DC enable flags in the Control register (I<sup>2</sup>C subaddress  $6A_{hex}$ ), the microcontroller can power down the complete system.

mixer available in version A2 and later; in version A1, please use selector 00 0F<sub>hex</sub>.

# 3. Controlling

# 3.1. I<sup>2</sup>C Interface

Controlling between the MAS 35x9F and the external controller is done via an  $I^2C$  slave interface.

# 3.1.1. Device Address

The device addresses are  $3C/3E_{hex}$  (device write "DW") and  $3D/3F_{hex}$  (device read, "DR") as shown in Table 3–1. The device address pair  $3C/3D_{hex}$  applies if the DVS pin is connected to VSS, the device address pair  $3E/3F_{hex}$  applies if the DVS pin is connected to I2CVDD.

Table 3–1: I<sup>2</sup>C device address

A7	<b>A</b> 6	<b>A</b> 5	<b>A</b> 4	A3	A2	A1	W/R
0	0	1	1	1	1	DVS	0/1

I<sup>2</sup>C clock synchronization is used to slow down the interface if required.

# 3.1.2. I<sup>2</sup>C Registers and Subaddresses

The interface uses one level of subaddresses. The MAS 35x9F interface has 7 subaddresses allocated for the corresponding I<sup>2</sup>C registers. The registers can be divided into three categories as shown in Table 3–2.

The address  $6A_{hex}$  is used for basic control, i.e. reset and task select. The other addresses are used for data transfer from/to the MAS 35x9F.

The I<sup>2</sup>C registers of the MAS 35x9F are 16 bits wide, the MSB is denoted as bit[15]. Transmissions via I<sup>2</sup>C bus have to take place in 16-bit words (two byte transfers, MSB sent first); thus, for each register access, two 8-bit data words must be sent/received via I<sup>2</sup>C bus.

# Table 3–2: I<sup>2</sup>C subaddresses

Sub- address (hex)	l <sup>2</sup> C- Register Name	Function
Direct Co	onfiguration	
6A	CONTROL	Controller writes to MAS 35x9F CONTROL register
76	DCCF	Controller writes to first DC/DC configuration reg- ister
77	DCFR	Controller writes to second DC/DC configu- ration register
DSP Core	e Access	
68	data_write	Controller writes to MAS 35x9F DSP
69	data_read	Controller reads from MAS 35x9F DSP
Codec A	ccess	
6C	codec_write	Controller writes to MAS 35x9F codec regis- ter
6D	codec_read	Controller reads from MAS 35x9F codec regis- ter

### 3.1.3. Naming Convention

The description of the various controller commands uses the following formalism:

- Abbreviations used in the following descriptions:
  - address а
  - d data value
  - count value n
  - offset value ο
  - register number r
  - don't care Х
- Memory addresses like D1:89f are always in hexadecimal notation.
- A data value is split into 4-bit nibbles which are numbered beginning with 0 for the least significant nibble.
- Data values in nibbles are always shown in hexadecimal notation.
- A hexadecimal 20-bit number d is written, e.g. as  $\mathbf{d} = 17C63_{hex}$ , its five nibbles are  $d0 = 3_{hex}$ ,  $d1 = 6_{hex}$ ,  $d2 = C_{hex}$ ,  $d3 = 7_{hex}$ , and  $d4 = 1_{hex}$ .
- Variables used in the following descriptions: I<sup>2</sup>C address:

3C/3E <sub>hex</sub>	I <sup>2</sup> C device write
3D/3F <sub>hex</sub>	I <sup>2</sup> C device read
68 <sub>hex</sub>	DSP data write
69 <sub>hex</sub>	DSP data read
6C <sub>hex</sub>	codec write
6D <sub>hex</sub>	codec read
	3C/3E <sub>hex</sub> 3D/3F <sub>hex</sub> 68 <sub>hex</sub> 69 <sub>hex</sub> 6C <sub>hex</sub> 6D <sub>hex</sub>

#### Bus signals

- S Start
- Ρ Stop
- ACK = Acknowledge Α N
  - NAK = Not acknowledge
- I<sup>2</sup>C clock line is held low w Wait = while the MAS 35x9F is processing the current I<sup>2</sup>C command
- Symbols in the telegram examples
  - Start Condition <
  - Stop >
  - data bytes dd
  - ignore xx

All telegram numbers are hexadecimal, data originating from the MAS 35x9F are greyed. Example:

<DW 68 dd dd > write data to DSP <DW 69 <DR dd dd > read data from DSP

Fig. 3–1 shows I<sup>2</sup>C bus protocols for write and read operations of the interface; the read operations require an extra start condition and repetition of the chip address with the device read command (DR). Fields with signals/data originating from the MAS 35x9F are marked by a gray background. Note that in some cases the data reading process must be concluded by a NAK condition.

### Example: I2C write access




Fig. 3–1: Example of an I<sup>2</sup>C bus protocol for the MAS 35x9F (MSB first; data must be stable while clock is high)

### 3.2. Direct Configuration Registers

The task selection of the DSP and the DC/DC converters are controlled in the direct configuration registers CONTROL, DCCF, and DCFR.

# 3.2.1. Write Direct Configuration Registers

S	DW	w	Δ	subaddr	Δ	d3.d2	Δ	d1 d0	Δ	Р
3	000	vv	×	subauui.	×	u3,uz	A	ui,uu	×	Г

The write protocol for the direct configuration registers only consists of device address, subaddress and one 16-bit data word.

# 3.2.2. Read Direct Configuration Register

To check the PUP1 and PUP2 power-up flags, it is necessary to read back the content of the direct configuration registers.

#### Table 3-3: Direct configuration registers

l <sup>2</sup> C Sub- address (hex)	Function				Name
6A	Control Re	<b>egister</b> (re	set value =	3000 <sub>hex</sub> )	CONTROL
	bit[15:14]	Analog s	supply volta	ge range	
		Code 00 01 10 11	AGNDC 1.1 V 1.3 V 1.6 V reserved	recommended for voltage range of AVDD 2.0 2.4 V (reset) 2.4 3.0 V 3.0 3.6 V reserved	
	Higher volt noise ratio.		s permit hig	her output levels and thus a better signal-to-	
	bit[13] bit[12]				
	Both DC/D				
	bit[11] bit[10]	Enable a Enable a			
	core and th The DSP c the analog	ne audio co an be left outputs (s	odec have to off if an aud et bit[15] in	coding and D/A conversion), both, the DSP o be enabled after the power-up procedure. io signal is routed from the analog inputs to codec register 00 0F <sub>hex</sub> ). The audio codec gital inputs and outputs only.	
	bit[9] bit[8]	Reset co Reset D			
	bit[7]	Enable o (extende	crystal input ed range up	clock divider of 1.5 to 28 MHz) <sup>1)</sup>	
	bit[6:0]	Reserve	d, must be	set to zero	
<sup>1)</sup> refer to T	Table 4–2 on	page 59			t

\_\_\_\_

I <sup>2</sup> C Sub- address (hex)	Function					Name		
76	DCCF Reg	DCCF						
	DC/DC Co							
	bit[15]							
	bit[14:11]	Converter	2 output volta	ge with resp	pect to VREF			
		Code 1111 1110 1101 1100 1011 1000 0111 0100 0101 0100 <sup>1)</sup> 0011 <sup>1)</sup>	Nominal output volt. 3.5 V 3.4 V 3.3 V 3.2 V 3.1 V 3.0 V 2.9 V 2.8 V 2.7 V 2.6 V 2.5 V 2.4 V 2.3 V	set level of PUP2 3.4 V 3.3 V 3.2 V 3.1 V 3.0 V 2.9 V 2.8 V 2.7 V 2.6 V 2.5 V 2.5 V 2.4 V 2.3 V 2.2 V	reset level of PUP2 3.3 V 3.2 V 3.1 V 3.0 V 2.9 V 2.8 V (reset) 2.7 V 2.6 V 2.5 V 2.4 V 2.3 V 2.2 V 2.1 V			
	bit[10]	0010 <sup>1)</sup> Mode 1			2.0 V ation (PFM)			
	bit[9:8]	0 Decembed	must be set to		(PWM) (reset)			
	The DC/DC higher thar nominal vo							
	DC/DC Co	nverter 1						
	bit[7]							
	bit[6:3]	Converter (see bits 1		ge at VSEN	S1 with respect to VREF			
	bit[2]	Mode 1 0			ation (PFM) (PWM) (reset)			
	bit[1:0]	Reserved,	must be set to	o zero				
	Note, that t main refere verter is us	on-						
	verter is used, its output must be connected to the analog supply. The DC/DC converters are up-converters only. Thus, if the battery voltage is higher than the selected nominal voltage, the output voltage will exceed the nominal voltage.							
<sup>1)</sup> refer to S	Section 4.6.2.	on page 58						

Table 3–3: Direct configuration registers, continued	Table 3–3:	Direct con	figuration	registers,	continued
--	------------	------------	------------	------------	-----------

# Table 3–3: Direct configuration registers, continued

l <sup>2</sup> C Sub- address (hex)	Function					Name
77	DCFR Reg	j <b>ister</b> (reset :	= 00 <sub>hex</sub> )			DCFR
	Battery Vo	Itage Monit	or			
	bit[15]	Comparisc 1 0		ige at pin VE	BAT above defined thresho BAT below defined thresho	
	bit[14]	Number of 0 1		s ge 0.81.5 nge 1.63.0		
	bit[13:10]	Voltage the 1111 1110  0010 0001 0000	reshold level <u>1 cell</u> 1.5 1.45 0.85 0.8 battery vo	2 cells 3.0 V 2.9 V 1.7 V 1.6 V	ision off (reset)	
	bit[9:8]		must be set	• ·		
	The result i two thresho	een				
					ltage monitor should be e measurement is comple	ted.
	DC/DC Co					
	bit[7:4]	Reserved,				
	bit[3:0]	Frequency				
	address 6A	A <sub>hex</sub> is zero),	315.1 323.4 332.1 341.3 351.1 361.4 372.4 384.0 396.4 409.6 423.7 438.9 455.1 472.6 491.5 512.0 t enabled (bi the clock for	the DC/DC	18.432 MHz 297.3 kHz 307.2 kHz 317.8 kHz 329.1 kHz 341.3 kHz 354.5 kHz 368.6 kHz 384.0 kHz (reset) 400.7 kHz 418.9 kHz 438.9 kHz 438.9 kHz 460.8 kHz 485.1 kHz 512.0 kHz 542.1 kHz 576.0 kHz	ved
	from the cr clock is use	ystal frequer	ncy (nominal	18.432 MHz	<ul> <li>e). Otherwise, the synthesi ne respective column in</li> </ul>	

# 3.3. DSP Core

#### 3.3.1. Access Protocol

The I<sup>2</sup>C data register is used to communicate with the internal firmware of the MAS 35x9F. It is readable (subaddress "data\_read") and writable (subaddress "data\_write") and also has a length of 16 bits. The data transfer is done with the most significant bit (m) first.

Table 3-4: Data register bit assignment

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
m															I

A special command language is used that allows the controller to access the DSP-registers and RAM-cells and thus monitor internal states, set the parameters for the DSP-firmware, control the hardware, and even provide a download of alternative software modules. The DSP-commands consist of a "Code" which is sent to to  $I^2C$ -data register together with additional parameters.

s	DW	W	А	data_write	А	Code,	А	,	А	
---	----	---	---	------------	---	-------	---	---	---	--

Fig. 3-2: General core access protocol

Table 3–5 gives an overview over the different commands which the DSP Core receives via the  $l^2C$  data register. The "Code" is always the first data nibble transmitted after the "data\_write" subaddress byte. A second auxiliary code nibble is used for the short memory (16-bit) access commands.

The MAS 35x9F firmware scans the I<sup>2</sup>C interface periodically and checks for pending or new commands.

The commands are then executed by the DSP during its normal operation without any loss or interruption of the incoming data or outgoing audio data stream. However, due to some time critical firmware parts, a certain latency time for the response has to be expected at the locations marked with a "W" (= wait). The theoretical worst case response time does not exceed 4 ms. However, the typical response time is less than 0.5 ms.

Due to the 16-bit width of the  $I^2C$  data register, all actions transmit telegrams with multiples of 16 data bits.

Code (hex)	Command	Function
03	Run	Start execution of an internal program. Run with start address 0 means freeze the operating system.
5	Read Ancillary Data	The controller reads a block of MPEG Ancillary Data from the MAS 35x9F
6	Fast Program Download	The controller downloads custom software via the PIO interface
7	Read IC Version	The controller reads the version information of the IC
а	Read from Register	The controller reads an internal register of the MAS 35x9F
b	Write to Register	The controller writes an internal register of the MAS 35x9F
С	Read D0 Memory	The controller reads a block of the DSP memory
d	Read D1 Memory	The controller reads a block of the DSP memory
е	Write D0 Memory	The controller writes a block of the DSP memory
f	Write D1 Memory	The controller writes a block of the DSP memory

### Table 3-5: Basic controller command codes

### 3.3.2. Data Formats

The internal data word size is 20 bits. All RAMaddresses can be accessed in a 20-bit mode via  $l^2C$ bus. Because of the 16-bit width of the  $l^2C$ -data register the full transfer of all 20 bits requires two 16-bit  $l^2C$ words. Some commands only access the lower 16 bits of a cell. For fast access of internal DSP-states the processor core also has an address space of 256 data registers.

The internal data format is a 20 bit two's complement denoted "r". If in some cases a fixed point notation "v" is necessary. The conversion between the two forms of notation is done as follows:

 $\begin{array}{l} r = v^*524288.0{+}0.5; \ ({-}1.0 \leq v < 1.0) \\ v = r/524288.0; \ ({-}524288 < r < 524287) \end{array}$ 

### 3.3.2.1. Run and Freeze (Codes 0<sub>hex</sub> to 3<sub>hex</sub>)



The Run command causes the start of a program part at address  $\mathbf{a} = (a3,a2,a1,a0)$ . Since nibble a3 is also the command code (see Table 3–5), it is restricted to values between 0 and 3. This command is used to start alternate code or downloaded code from a RAMarea that has been configured as program RAM.

If the start address is  $1000_{hex} \le a < 3FFF_{hex}$  and the respective RAM area has been configured as program RAM (see Table 3–7 on page 27), the MAS 35x9F continues execution with a custom program already downloaded to this area.

Example 1: Start program execution at address 345<sub>hex</sub>:

<DW 68 03 45>

Example 2: Start execution of a downloaded code at address  $1000_{hex}$ :

<DW 68 10 00>

Freeze is a special run command with start address 0. It suspends all normal program execution. The operating system will enter an idle loop so that all registers and memory cells can be watched. This state is useful for operations like downloading code or contents of memory cells because the internal program cannot overwrite these values. This freezing will be required if alternative software is downloaded into the internal RAM of the MAS 35x9F.

Freeze has the following  $I^2C$  protocol:

<DW 68 00 00>

The entry point of the default software will be accessed automatically after a reset, thus issuing a Run or Freeze command is only necessary for starting downloaded software or special program modules which are not part of the standard set.

### 3.3.2.2. Read Register (Code A<sub>hex</sub>)

1) send command

s	DW	W	А	data_	write	А	a,	r1	А	r0	,0	W	А	Ρ
2) g	2) get register value													
s	DW	w	А	data_	_read	А	s	D	R	W	А			
	x,x	А	Х,	d4	14 W		d3	,d2	А	A d1,		W	Ν	Ρ

The MAS 35x9F has an address space of 256 DSPregisters. Some of the registers ( $\mathbf{r} = r1,r0$  in the figure above) are direct control inputs for various hardware blocks, others control the internal program flow. In Table 3–7, the registers of interest are described in detail. In contrast to memory cells, registers cannot be accessed as a block but must always be addressed individually.

#### Example:

Read the content of register C8<sub>hex</sub>:

<dw< th=""><th>68</th><th>ac 80&gt;</th><th>define register</th></dw<>	68	ac 80>	define register
<dw< td=""><td>69</td><td><dr dd="" xd="" xx=""></dr></td><td>and read</td></dw<>	69	<dr dd="" xd="" xx=""></dr>	and read

# 3.3.2.3. Write Register (Code Bhex)




The controller writes the 20-bit value ( $\mathbf{d} = d4, d3, d2, d1, d0$ ) into the MAS 35x9F register ( $\mathbf{r} = r1, r0$ ). A list of registers needed for control purposes is given in Table 3–7.

Example: Writing the value  $81234_{hex}$  into the register with the number  $AA_{hex}$ :

<DW 68 ba a8 12 34>

## 3.3.2.4. Read Memory (Codes Chex and Dhex)

The MAS 35x9F has 2 memory areas of 2048 words denoted D0 and D1 . The memory areas D0 and D1 can be written by using the codes  $C_{\rm hex}$  and  $D_{\rm hex},$  respectively.



The Read D0 Memory command gives the controller access to all 20 bits of the D0/D1 memory cells. The telegram to read 3 words starting at location D1:100 is

<DW 68 d0 00 00 03 01 00> <DW 69 <DR xx xd dd dd xx xd dd dd xx xd dd dd >

#### 3.3.2.5. Short Read Memory (Codes C4<sub>hex</sub> and D4<sub>hex</sub>)

Because most cells in the user interface are only 16 bits wide, it is faster and more convenient to access the memory locations with a special 16 bit mode for reading:

1) send command (e.g. Short Read D0)

s	DW	W	А	data_write	А	c,4		А	0	,0	W	А	
						n3,	n2	А	n1,n0		w	А	
	a3,a2 A a1,a0									w	А	Р	
2) get register value													
s	DW	W	А	data_read	Α	S	D	R					
	d3,d2 A d1,d0									w	А		
repeat for n data values													
						d3,	d2	А	d1	,d0	w	Ν	Ρ


This command is similar to the normal 20 bit read command and uses the same command code  $C_{hex}$  and  $D_{hex}$  for D0 and D1-memory, respectively, however it is followed by a  $4_{hex}$  rather than a  $0_{hex}$ .

Example: Read 16 bits of D1:123 has the following I<sup>2</sup>C protocol:

<dw 00<="" 68="" d4="" th=""><th>read 16 bits from D1</th></dw>	read 16 bits from D1
00 01	1 word to be read
01 23	start address
<dw 69="" dr<="" td=""><td>start reading</td></dw>	start reading
dd dd >	and read

# 3.3.2.6. Write Memory (Codes E<sub>hex</sub> and F<sub>hex</sub>)

The memory areas D0 and D1 can be written by using the codes  ${\sf E}_{hex}$  and  ${\sf F}_{hex},$  respectively.



With the Write D0/D1 Memory command n 20-bit memory cells in D0 can be initialized with new data.

Example: Write  $80234_{hex}$  to D1:456 has the following I<sup>2</sup>C protocol:

<3a 68 f0 00	write D1 memory
00 01	1 word to write
04 56	start address
00 08	value = 80234 <sub>hex</sub>
02 34>	

#### 3.3.2.7. Short Write Memory (Codes E4<sub>hex</sub> and F4<sub>hex</sub>)

s	DW	W	А	data_write	А	e,4	А	0,0	W	А	
					А	n3,n2	А	n1,n0	w	А	
					А	a3,a2	А	a1,a0	w	А	
					А	d3,d2	А	d1,d0	w	Α	
repeat for n data values											
					А	d3,d2	А	d1,d0	w	А	

For faster access only the lower 16 bits of each memory cell are written. The 4 MSBs of the cell are cleared. The command uses the same codes  $E_{hex}$  and  $F_{hex}$  for D0/D1 as for the 20-bit command but followed by a 4 rather than a 0.

# 3.3.2.8. Clear SYNC Signal (Code 5<sub>hex</sub>)



After a successful decoding of an MPEG frame the signal at pin SYNC rises and thus generates an interrupt event for the microcontroller. Issuing this command lets the signal at pin SYNC return to '0'.

#### 3.3.2.9. Default Read

The Default Read command is the fastest way to get information from the MAS 35x9F. Executing the Default Read in a polling loop can be used to detect a special state during decoding.

ſ	s	DW	W	А	data_read	А	S	DR	W	А				
						d3,d2	А	d1	,d0	w	Ν	Ρ		

The Default Read command immediately returns the lower 16 bit content of a specific RAM location as defined by the pointer D0:ffb. The pointer must be loaded before the first Default Read action occurs. If the MSB of the pointer is set, it points to a memory location in D1 rather than to one in D0.

Example: For watching D1:123 the pointer D0:ffb must be loaded with 8123<sub>hex</sub>:

<dw< th=""><th>68</th><th>e0</th><th>00</th><th>write to D0 memory</th></dw<>	68	e0	00	write to D0 memory
	00	01		1 word to write
	0f	fb		start address ffb
	00	08		value = 8
	01	23:	>	0123 <sub>hex</sub>

Now the Default Read commands can be issued as often as desired:

<dw 69="" <dr<="" th=""><th></th><th>Default Read command</th></dw>		Default Read command
dd dd >		16 bit content of the
		address as defined by the
		pointer
<dw 69="" <dr="" dd="" dd<="" td=""><td>&gt;</td><td> and do it again</td></dw>	>	and do it again

#### 3.3.2.10. Fast Program Download (Code 6<sub>hex</sub>)

S	DW	W	А	data_write	А	<b>6</b> ,n2	А	n1,n0	W	А	
						a3,a2	А	a1,a0	w	А	Ρ

The Fast Program Download command introduces a data transfer via the parallel port.  $\mathbf{n} = n2,n1,n0$  denotes the number of 20-bit data words to be transferred,  $\mathbf{a} = a3,a2,a1,a0$  gives the start address. The data must be organized in two times five nibbles to get two words of 20-bit length. If the number n of 20-bit data words is odd, the very last word has to be padded with one additional nibble.

The download must be initiated in the following order:

- Issue Freeze command
- Stop all DMA-transfers
- Issue Fast Program Download command
- Download code via PIO-interface
- Switch appropriate memory area to act as program RAM (register ED<sub>hex</sub>)

 Issue a Run command to start program execution at entry point of downloaded code

Example for Fast Program Download command: Download 5 words starting at D0:800, then download 4 words starting at D1:200:

<dw 68<="" th=""><th>00 00</th><th>)&gt;</th><th>Freeze</th></dw>	00 00	)>	Freeze
<dw 68<br=""><dw 68<="" td=""><td><ul> <li>b4 30</li> <li>b4 b0</li> <li>b5 30</li> <li>b6 b0</li> <li>bb b0</li> <li>bc 30</li> </ul></td><td>0 03 00: 0 00 00:</td><td>&gt; &gt; &gt; &gt;</td></dw></dw>	<ul> <li>b4 30</li> <li>b4 b0</li> <li>b5 30</li> <li>b6 b0</li> <li>bb b0</li> <li>bc 30</li> </ul>	0 03 00: 0 00 00:	> > > >
<dw 68<br="">08</dw>	60 05 00>	5	initiate download of 5 words start at address D0:800
Now trar	nsfer 5 2	20-bit woi	rds via the parallel PIO-port:
d4,d3 d4,d3 d4,d3		1 d0,d4	
<dw 68<br="">82</dw>	60 05 00>	5	initiate download of 4 words start at address D1:200
Now trar	nsfer 4 2	20-bit woi	rds via the parallel PIO-port:
d4,d3 d4,d3	d2,d1 d2,d1	,	, ,
<dw 68<="" td=""><td>b6 bo</td><td>2 00 00:</td><td>switch the memory area D0:800 D0:fff from data to program usage</td></dw>	b6 bo	2 00 00:	switch the memory area D0:800 D0:fff from data to program usage
<dw 68<="" td=""><td>10 Oa</td><td>3&gt;</td><td>start program execution at address D0:100a</td></dw>	10 Oa	3>	start program execution at address D0:100a

#### 3.3.2.11. Serial Program Download

Program downloads may also be performed via the I<sup>2</sup>C-interface by using the Write D0/D1 Memory commands. A similar command sequence as in the Fast Program Download (Freeze, stop transfers...) applies.

# 3.3.2.12. Read IC Version (Code 7<sub>hex</sub>)

1) send command

s	DW	W	А	data_write	А	7,	,0	А	0	,0	W	А	Ρ
2) ç	get versi	on ir	nforr	nation									
s	DW	w	А	data_read	А	s	D	R	W	А			
						n3,	,n2	А	n1	,n0	×	Α	
						d3,	,d2	А	d1	,d0	W	Ν	Р

With this command the version of the IC is read in two 16 bit words. The first word  $\mathbf{n} = n3, n2, n1, n0$  contains the IC's major number (one nibble for each digit). The second word ( $\mathbf{d} = d3, d2, d1, d0$ ) returns the version as shown in Table 3–6.

Table 3-6: Second word of version information

Bit	Nibble	Content
15:12	d3	IC family derivate
11:8	d2	Coded character of order version (add 41 <sub>hex</sub> to the content of d2 to get ASCII)
7:0	d1,d0	Digit of order version

Example:

Read the version information for MAS 35x9F, derivate 0, order version B2:

<dw 00<="" 68="" 70="" th=""><th>send version command</th></dw>	send version command
<dw 69="" <dr<="" th=""><th>and read</th></dw>	and read
35 09	MAS 3509F
01 02 >	derivate 0, version B2
	(see Section 1.2. on page 6)

01	02	(hex)
0		Derivate (0F)
1		Version character (0 = "A",, F = "P")
	02	Version number (01FF)

#### 3.3.3. List of DSP Registers

The PSelect\_Shadow register in Table 3–7 is used to switch four RAM areas from data to program usage and thus enabling the DSP's program counter to access downloaded program code stored at these locations. For normal operation (firmware in ROM), this register must be kept to zero.

**Note:** DSP registers not given in Table 3–7 must not be written.

#### 3.3.4. List of DSP Memory Cells

Among the user interface control memory cells there are some which have a global meaning and some which control application specific parts of the DSP core. In Table 3–8 and Table 3–9, this is reflected by the key words All, MPEG, and G.729.

Table 3-7: Program	Download registers
--------------------	--------------------

Address (hex)	R/W	Function Mode	•	Default (hex)	Name
6B	R/W	Configuration of Variable RAM Areas Downlo	ad	0000	PSelect_Shadow
		Affected RAM areabit[19]D0:800 D0:BFFbit[18]D0:C00 D0:FFFbit[17]D1:800 D1:BFFbit[16]D1:C00 D1:FFFFor details of program code download please refer to Section 3.3.2.10. on page 26.			

#### 3.3.4.1. Application Selection and Application Running

The AppSelect cell is a global user interface configuration cell, which has to be written in order to start a specific application.

The AppRunning cell is a global user interface status cell, which indicates, which application loop is actually running.

- 1. Write "0" to AppSelect
- 2. Check AppRunning for "0"
- 3. Write value to AppSelect according to Table 3–8 (determines start time of Application program)
- 4. Apply necessary/wanted control settings (D0:346..357)

#### 3.3.4.2. Application Specific Control

The configuration of the MPEG Layer 2/3, AAC decoding and the G.729 codec firmware is done via the control memory cells described in Table 3–9. The changes applied to any of the control memory cells have to be validated by setting bit[0] of memory cell Main I/O Control. This bit will be reset automatically after the changes have been taken over by the DSP.

The status memory cells in Table 3–10 are used to read the decoder status and to get additional MPEG bitstream information.

**Note:** DSP memory cells not given in Table 3–8 or Table 3–9 must not be written.

Function	Name						
Application Selec	AppSelect						
AppSelect is used for selecting an application. This is done by setting the appropriate bit to one. It is principally allowed to set more than one bit to one, e.g. setting AppSelect to $1C_{hex}$ will select all MPEG audio decoders. The auto-detection feature will automatically detect the Layer 2, Layer 3, or AAC data. Setting bit[0] or bit[1] will make the DSP loop in the OS loop or the Top Level loop respectively.							
change from Layer							
bit[5] bit[4] bit[3] bit[2] bit[1] bit[0]	G.729 Codec MPEG AAC Decoder MPEG Layer 3 Decoder MPEG Layer 2 Decoder Top Level Operating System						
Application Runn	ing All	AppRunning					
The AppRunning cell is a global user interface status cell, that indicates which application loop is actually running. Prior to writing any of the configuration registers or memory cells (except AppSelect), it has to be checked whether the appropriate bit(s) in the AppRunning cell is set.							
bit[5] bit[4] bit[3] bit[2] bit[1] bit[0]	G.729 Codec MPEG AAC Decoder MPEG Layer 3 Decoder MPEG Layer 2 Decoder Top Level Operating System						
	Application Selec: AppSelect is used if appropriate bit to o e.g. setting AppSel auto-detection feat data. Setting bit[0] Level loop respecti To add/remove MF change from Layer application selection bit[5] bit[4] bit[3] bit[2] bit[1] bit[0] Application Runni The AppRunning ca application loop is a registers or memor the appropriate bit( bit[5] bit[4] bit[3] bit[2] bit[4] bit[3] bit[2] bit[1]	Application Selection       All         AppSelect is used for selecting an application. This is done by setting the appropriate bit to one. It is principally allowed to set more than one bit to one, e.g. setting AppSelect to 1C <sub>hex</sub> will select all MPEG audio decoders. The auto-detection feature will automatically detect the Layer 2, Layer 3, or AAC data. Setting bit[0] or bit[1] will make the DSP loop in the OS loop or the Top Level loop respectively.         To add/remove MPEG layers while running in MPEG decoding mode (e.g. change from Layer 2, Layer 3 (0C <sub>hex</sub> ) to Layer 2, Layer 3, AAC (1C <sub>hex</sub> )), the application selection has to be reset to 00 <sub>hex</sub> before writing the new value.         bit[5]       G.729 Codec         bit[4]       MPEG Layer 3 Decoder         bit[2]       MPEG Layer 2 Decoder         bit[2]       MPEG Layer 2 Decoder         bit[2]       MPEG Layer 2 Decoder         bit[1]       Top Level         bit[0]       Operating System         Application Running       All         The AppRunning cell is a global user interface status cell, that indicates which application loop is actually running. Prior to writing any of the configuration registers or memory cells (except AppSelect), it has to be checked whether the appropriate bit(s) in the AppRunning cell is set.         bit[5]       G.729 Codec         bit[4]       MPEG Layer 3 Decoder         bit[5]       G.729 Codec         bit[4]       MPEG Layer 3 Decoder         bit[5]       G.72					

#### Table 3–8: D0 control memory cells: mode selection

Table 3-9: D0	control memory cells
---------------	----------------------

Memory Address (hex)	Function	Function				
D0:346	Main I/O Control (reset = 24 <sub>hex</sub> ) MPEG				IOControlMain	
	IOControlM interface ar mode the c input interfa PI[19:12] a					
	bit[15]	Reserved, r	nust be set to zero			
	bit[14]	Invert serial 0 (reset) 1	output clock (SOC) do not invert SOC invert SOC			
	bit[13:12]	Reserved, r	nust be set to zero			
	bit[11]	Serial data 0 (reset) 1	output delay no additional delay (reset) additional delay of data related to word stro	be		
	bit[10]	Reserved, r	nust be set to zero			
	bit[9:8]	Input Selec 00 (reset) 01 10 11				
	bit[7:6]	Reserved, r	d, must be set to zero			
	bit[5]	SDO Word 0 1 (reset)	Strobe Invert do not invert invert outgoing word strobe signal			
	bit[4]	Bits per Sai 0 (reset) 1	nple at SDO 32 bits/sample 16 bits/sample			
	bit[3]	Reserved, r	nust be set to zero			
	bit[2]	Serial data 0 1 (reset)	input interface B clock invert (pin SIBC) not inverted (data latched at rising clock ed incoming clock signal is inverted (data latch falling clock edge)			
	bit[1]	0 (reset) 1	DEMAND MODE (PLL off, MAS 35x9F is cl master) BROADCAST MODE (PLL on, clock of MA locks on data stream)			
	bit[0]	Validate 0 (reset) 1	no forced evaluation of control memory cell changes in control memory will become effe			
	should set	et after the D	SP has recognized the changes. The control ie other D0 control memory cells have been ir	ler		

Memory Address (hex)	Function				Name
D0:347	Interface S	Status Contro	<b>ol</b> (reset = 05 <sub>hex</sub> )	MPEG	InterfaceControl
	This contro the clock o to a low-im				
	bit[6]	S/PDIF inp 0 (reset) 1	ut selection (used for download modules) select S/PDIF input 1 select S/PDIF input 2		
	bit[5]	Enable/disa 0 (reset) 1	able S/PDIF output enable S/PDIF output S/PDIF output (invalid)		
	bit[4]	Reserved,	must be set to zero		
	bit[3]	Enable/disa 0 (reset) 1	able serial data output SDO SDO valid data SDO invalid data		
	bit[2]	Output cloc 0 1 (reset)	k characteristic (SDO and S/PDIF outputs) low impedance high impedance		
	bit[1]	reserved, n	nust be set to zero		
	bit[0]	Enable/Dis 0 1 (reset)	able SDI <sup>1)</sup> enable disable		
			DIF and I <sup>2</sup> S, and the D/A converters may us dent of each other.	e the	
	Changes a D0:346 <sub>hex</sub> .		v address must be validated by setting bit[0]	of	
D0:348	Oscillator	Frequency (	reset = 18432 <sub>dec</sub> )	All	OfreqControl
	bit[19:0] oscillator frequency in kHz				
	In order to nominal cr				
	Changes a D0:346 <sub>hex</sub> .		v address must be validated by setting bit[0]	of	
<sup>1)</sup> Note: Th	ne pins SIC. S	SII, SID are s	witched to output mode, if bit $[0] = 1$ (Reset v	/alue).	

Memory Address (hex)	Function		Name		
D0:349	Output Clo	ck Configuration (affects pin CLKO) (reset = 80000 <sub>hex</sub> ) All	OutClkConfig		
	bit[19]	CLKO configuration 0 output clock signal at CLKO 1 (reset) CLKO is tristate			
	The CLKO	output pin of the MAS 35x9F can be disabled via bit[19].			
	bit[18]	Reserved, must be set to zero			
	bit[17]	Additional division by 2 if scaler is on (bit[8] cleared)0 (reset)oversampling factor 512/7681oversampling factor 256/384			
	bit[16:9]				
	bit[8]	Output clock scaler 0 (reset) set output clock according to audio sample rate (see Table 2–1) 1 output clock fixed at 24.576 or 22.5792 MHz			
	For a list of output frequencies at pin CLKO please refer to Table 2–1.				
	bit[7:0]				
	Changes at D0:346.	this memory address must be validated by setting bit[0] of			
D0:350	Soft Mute	MPEG	SoftMute		
	%0 (reset) %1	mute off mute on			
D0:351	S/PDIF cha	nnel status bits category code setting (reset = 8200 <sub>hex</sub> ) All	SpdOutBits		

Memory Address (hex)	iress				
D0:34d	<b>Operation Mode Selection</b> (reset = 0 <sub>hex</sub> ) <b>G.729</b>				UserControl
	The regist	er is used to	switch between basic G.729 operation mode	es.	
	bit[19:7]	Reserved,	set to 0		
	bit[6]	Page head 0 1	ders enable disable		
	50 data fra	ames. If the h	is 0, a header frame is transfered before eate eader bit is 1, all the frames are G.729 data 3.3.7. on page 39.		
	bit[5:4]	Decoding 00 01 10 11	speed 8 kHz (normal) 6 kHz (slow) 12 kHz (fast) not allowed		
	The record decoding f	Hz. During ayback.			
	bit[3]	Reserved,	set to 0		
	bit[2]	Pause end 0 1	coder/decoder normal operation pause		
	ished and	then en-/dec	ne processing continues until the current pay oding is paused. The pause mode lasts until he mode is set to 0.		
	bit[1:0]	Mode 00 01 10 11	idle decode not allowed encode		
	Then 50 fr until the U enabled, e	ames are en serControl re	peration mode, UserControl has to be set to coded and sent via the PIO interface. This is gister is changed. If the transmission of hea 50 frames is preceeded by a header frame a	s repeated iders is	
	To switch to <b>decoder</b> operation mode, UserControl has to be set to $1_{hex}$ . For decoding with slow speed, UserControl must be $11_{hex}$ , for decoding with fast speed it must be $21_{hex}$ . Then the decoder is requesting several frames via the PIO interface to fill its internal buffer. If enough data is available, 50 frames are decoded. This is repeated until the UserControl register is changed. If the transmission of headers is enabled, a header frame has to be sent before each page of 50 frames (see Fig. 3–4 on page 39).				
	the encod	ing/decoding	er or decoder, UserControl has to be set to a and sending/receiving of frames continues and the operation mode is set to stop.		

Table 3-9: D0 control mer	mory cells, continued
---------------------------	-----------------------

Memory Address (hex)	Function	Name				
D0:34e	I <sup>2</sup> S Audio Input/Output Interface (reset = 60 <sub>hex</sub> ) G.729			SDISDOConfig		
	bit[19:15]	Reserved, set to 0				
	bit[14]	Output clock signal 0 standard signal 1 inverted signal				
	bit[13]	Reserved, set to 0				
	bit[12]	Additional delay of input data related to word strobe 0 no delay 1 1 bit delay				
	bit[11]	Additional delay of output data related to word strobe 0 no delay 1 1 bit delay				
	bit[10:7]	Reserveded, set to 0				
	bit[6]	Input word strobe signal 0 standard signal 1 inverted signal				
	bit[5]	Output word strobe signal 0 standard signal 1 inverted signal				
	bit[4]	Wordlength 0 32 bits/sample 1 16 bits/sample				
	This setting	g affects the wordlength on the SDI and SDO interfaces.				
	bit[3]	Input clock signal 0 standard signal 1 inverted signal				
	bit[2:0]	Reserved, set to 0				
		ecome effective when the codec is started or the mode is on the UserControl memory cell.	changed			

Memory Address (hex)	Function				Name		
D0:34f	Interface S	g729_InterfaceCon					
	This contro	I cell is used to enable/	trol				
	bit[6],[4]	reserved, must be set	to zero				
	bit [5]	reserved, must be set	to one				
	bit[3]	Enable/disable serial 0 (reset) SDO vali 1 SDO inva	d data				
	bit[2]	Output clock characte 0 low impe 1 (reset) high impe					
	bit[1]	reserved, must be set	to zero				
	bit[0]	Enable/Disable SDI <sup>1)</sup> 0 enable 1 (reset) disable					
D0:352	Volume inp	out control: left gain	(reset=80000 <sub>hex</sub> )	G.729	in_L		
D0:353	Volume inp	out control: right gain	(reset=0 <sub>hex</sub> )	G.729	in_R		
D0:354	Volume ou	tput control: left $ ightarrow$ lef	<b>it gain</b> (reset=80000 <sub>hex</sub> )	All	out_LL		
D0:355	Volume ou	out_LR					
D0:356	Volume ou	out_RL					
D0:357	Volume co	ntrol: right $ ightarrow$ right ga	in (reset=80000 <sub>hex</sub> )	All	out_RR		
<sup>1)</sup> Note: Th	<sup>1)</sup> <b>Note:</b> The pins SIC, SII, SID are switched to output mode, if bit [0] = 1 (Reset value).						

# Table 3–10: D0 status memory cells

Memory Address	Function		Name		
D0:FCF	AAC bitrat	e in bit/s	AACbitrate		
D0:FD0	MPEG Fra	MPEG Frame Counter			
	bit[19:0]	number of MPEG frames after synchronization			
	an invalid N	r will be incremented with every new frame that is decoded. With IPEG bit stream at its input (e.g. an invalid header is detected), the resets the MPEGFrameCount to '0'.			
D0:FD1	MPEG Hea	der and Status Information	MPEGStatus1		
	bit[15]	reserved, must be set to zero			
	bit[14:13]	MPEG ID, Bits 12, 11 of the MPEG header00MPEG 2.501reserved10MPEG 211MPEG 1not valid in case of AAC decoding (bit[12:11] = 00)			
	bit[12:11]	Bits 14 and 13 of the MPEG header00AAC01Layer 310Layer 211Layer 1			
	bit[10]	CRC Protection 0 bitstream protected by CRC 1 bitstream not protected by CRC			
	bit[9:2]	Reserved			
	bit[1]	CRC error0no CRC error1CRC error			
	bit[0]	Invalid frame 0 no invalid frame´ 1 invalid frame			
		on contains bits 1511 of the original MPEG header and other sta- vill be set each frame directly after the header has been decoded stream.			

# Table 3-10: D0 status memory cells, continued

Memory Address	Function					Name
D0:FD2	MPEG Header Information					MPEGStatus2
	bit[15:12] MPEG Layer 2/3 Bitrate					
			MPEG1, L2	MPEG1, L3	MPEG2+2.5, L2/3	
	bit[13:10]	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110 1111 Sampling fr 00000010 0011 0100 0101	free 32 48 56 64 80 96 112 128 160 192 224 256 320 384 forbidden	MPEG1, L3 free 32 40 48 56 64 80 96 112 128 160 192 224 256 320 forbidden	free 8 16 24 32 40 48 56 64 80 96 112 128 142 144 160 forbidden	
		0110 0111	24000 22050			
		1000 1001 1010 1011 11001111	16000 12000 11025 8000 reserved			

Table 3–10: D0 status memory cells, continue	Table 3–10	: D0 status	memory	cells,	continued
--	------------	-------------	--------	--------	-----------

Memory Address	Function					Name
D0:FD2	MPEG Hea	ader Informa	tion, contin	ued		MPEGStatus2
(continued)	bit[11:10]	Sampling f	requencies ir	n Hz		
			MPEG1	MPEG2	MPEG2.5	
		00 01 10 11	44100 48000 32000 reserved	22050 24000 16000 reserved	11025 12000 8000 reserved	
	bit[9]	Padding Bi	t			
	bit[8]	reserved				
	bit[7:6]	Mode 00 01 10 11	stereo joint_steree dual chann single char	nel	tereo / m/s stereo)	
	bit[5:4]					
		00 01 10 11	intensity st off on off on	ereo	m/s stereo off off on on	
	bit[3]	Copyright I 0/1	Protect Bit	ht protected	copyright protected	
	bit[2]	Copy/Origi 0/1	nal Bit bitstream is			
	bit[1:0]	Emphasis, 00 01 10 11	indicates the none 50/15 μs reserved CCITT J.13		hasis	
	This memo directly afte	ory cell contai er synchroniz	ns the 16 LS ing to the bit	Bs of the MF stream.	EG header. It will be set	
	for Layer2/				ne sampling frequency while ds to an inconsistency in the	
D0:FD3	MPEG CR	C Error Cou	nter			CRCErrorCount
		er will be incre will not be res			detected in the MPEG bis- ronization.	
D0:FD4	Number o	f Bits in Anc	illary Data			NumberOfAncillary-
	Number of	valid ancillar	y bits in the c	current MPE	G frame.	Bits
D0:FD5	Ancillary I	Data				AncillaryData
 D0:FF1	Section 3.3	3.5. on page (	38.			

#### 3.3.5. Ancillary Data

The memory fields D0:FD5...D0:ff1 contain the ancillary data. It is organized in 28 words of 16 bit each. The last ancillary bit of a frame is placed at bit 0 in D0:FD5. The position of the first ancillary data bit received can be located via the content of NumberOfAncillaryBits because

int[(NumberOfAncillaryBits-1)/16] + 1

of memory words are used.

#### Example:

First get the content of 'NumberOfAncillaryBits'

<DW 68 c4 00 00 01 0f d4> <DW 69 <DR dd dd>

Assume that the MAS 35x9F has received 19 ancillary data bits. Therefore, it is necessary to read two 16-bit words:

```
<DW 68 c4 00 Short Read from D0
00 02 0f d5> read 2 words starting at D0:fd5
<DW 69 <DR dd dd
dd dd>
receive the 2 16-bit words
```

The first bit received from the MPEG source is at position 2 of D0:FD6; the last bit received is at the LSB of D0:fd5.

 Table 3–11: Content of D0:fd5 after reception of 19 ancillary bits.

D0:fd5	MSB	14	13	12	11	10	9	8	7	6	5	4	3	2	1	LSB
Ancillary Data	4th bit	5th bit	6th bit											17th bit	18th bit	last bit

Table 3-12: Content of D0:fd6 after reception of 19 ancillary bits.

D0:fd6	MSB	14	13	12	11	10	9	8	7	6	5	4	3	2	1	LSB
Ancillary Data	x	x	x	x	x	x	x	x	x	x	x	x	x	first bit	2nd bit	3rd bit

#### 3.3.6. DSP Volume Control

The digital baseband volume matrix is used for controlling the digital gain as shown in Fig. 3–3. This volume control is effective on both, the digital audio output and the data stream to the D/A converters. The values are in 20-bit 2's complement notation.

Table 3–13 shows the proposed settings for the 4 volume matrix coefficients for stereo, left and right mono. The gain factors are given in fixed point notation  $(-1.0 \times 2^{19} = 80000_{hex})$ .

If channels are mixed, care must be taken to prevent clipping at high amplitudes. Therefore, the sum of the absolute values of coefficients for one output channel must be less than 1.0.

For normal operating conditions it is recommended to use the main volume control of the audio codec instead (register 00  $10_{hex}$  of the audio codec).




Fig. 3–3: Digital volume matrix

Table 3-13: Settings for the digital volume matrix

Memory	D0:354	D0:355	D0:356	D0:357	
Name	LL	LR	RL	RR	
Stereo (default)	-1.0	0	0	-1.0	
Mono left	-1.0	-1.0	0	0	
Mono right	0	0	-1.0	-1.0	

## 3.3.7. Explanation of the G.729A Data Format

The codec is working on a page basis where the encoding and decoding is performed in blocks of 50 G.729 frames, whereas each frame consists of 10 bytes in byteswapped order (see Fig. 3–4). Therefore most changes to the UserControl register become effective when processing of the current page is finished. The pages are optionally preceeded by 10 byte header frames (see Table 3–14).

#### Table 3-14: Content of page header

Byte	1	2	3	4	5	6	7	8	9	10
Value (hex)	64	6d	72	31	64	61	74	61	F4	01

Switching directly from encoding to decoding mode or vice versa is not allowed. Instead the controller has to send a stop request to the MAS 35x9F (writing  $0_{hex}$  to UserControl) and must keep on sending data in decoding mode or receive data in encoding mode until the current page of 50 frames is finished. After this run out time, the encoding or decoding can be started again.





Fig. 3-4: Schematic timing of the data transmission with preceeding header

#### 3.4. Audio Codec Access Protocol

The MAS 35x9F has 16-bit wide registers for the control of the audio codec. These registers are accessed via the  $I^2C$  subaddresses codec\_write ( $6C_{hex}$ ) and codec\_read ( $6D_{hex}$ ).

#### 3.4.1. Write Codec Register




The controller writes the 16-bit value ( $\mathbf{d} = d3, d2, d1, d0$ ) into the MAS 35x9F codec register ( $\mathbf{r} = r3, r2, r1, r0$ ). A list of registers is given in Table 3–15.

Example: Writing the value  $1234_{hex}$  into the codec register with the number 00  $1B_{hex}$ :

<DW 6c 00 1b 12 34>

#### 3.4.2. Read Codec Register



Reading the codec registers also needs a set-up for the register address and an additional start condition during the actual read cycle. A list of status registers is given in Table 3–16.

#### 3.4.3. Codec Registers

Table 3–15: Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>

Register Address (hex)	Function		Name
CONVERT	ER CONFIG	URATION	
00 00	Audio Coo	CONV_CONF	
		ted to the D/A full-scale output voltage or to Section 4.6.4. on page 72.	
	bit[15:12]	A/D converter left amplifier gain = n*1.5–3 [dB]	
	bit[11:8]	A/D converter right amplifier gain = $n*1.5-3$ [dB] 1111 +19.5 dB 1110 +18.0 dB	
		0011       +1.5 dB         0010       0.0 dB         0001       -1.5 dB         0000       - 3.0 dB	
	bit[7:4]	Microphone amplifier gain = n*1.5+21 [dB] 1111 +43.5 dB 1110 +42.0 dB 	
		0001 +22.5 dB 0000 +21.0 dB	
	bit[3]	Input selection for left A/D converter channel 0 line-in 1 microphone	
	bit[2]	Enable left A/D converter <sup>1)</sup>	
	bit[1]	Enable right A/D converter <sup>1)</sup>	
	bit[0]	Enable D/A converter <sup>1)</sup>	

<sup>1)</sup> The generation of the internal DC reference voltage for the D/A converter is also controlled with this bit. In order to avoid click noise, the reference voltage at pin AGNDC should have reached a near ground potential before repowering the D/A converter after a short down phase.

Alternatively, at least one of the A/D converters (bits[2] or [1]) should remain set during short power-down phases of the D/A. Then the DC reference voltage generation for the D/A converter will not be interrupted.

# Table 3–15: Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

Register Address (hex)	Function		Name
INPUT MC	DE SELECT	ſ	
00 08	Input Mod	ADC_IN_MODE	
	bit[15]	Mono switch 0 stereo input mode 1 left channel is copied into the right channel	
	bit[14:2]	Reserved, must be set to 0	
	bit[1:0]	Deemphasis select 0 deemphasis off 1 deemphasis 50 µs 2 deemphasis 75 µs	
OUTPUT I	MODE SELE	СТ	
	D/A Conv		
00 06	MIX ADC	scale	DAC_IN_ADC
00 07	MIX DSP	DAC_IN_DSP	
	bit[15:8]	Linear scaling factor (hex) 0 off 20 50 % (-6 dB gain) 40 100 % (0 dB gain) 7f 200 % (+6 dB gain)	
	In the sum successive		
00 0E	D/A Conv	erter Output Mode	DAC_OUT_MODE
	bit[15]	Mono switch 0 stereo through 1 mono matrix applied	
	bit[14]	Invert right channel 0 through 1 right channel is inverted	
	bit[1:0]	Reserved, must be set to 0	
	In order to as a bridge must be se		

Register Address (hex)	Function		Name
BASEBAN	ID FEATURE	S	
00 14	Bass		BASS
	1/8 dB. With positivities it is not reconverse would resu	Bass range $60_{hex}$ +12 dB $58_{hex}$ +11 dB  $08_{hex}$ +1 dB $00_{hex}$ 0 dB $F8_{hex}$ -1 dB  $A8_{hex}$ -11 dB $A0_{hex}$ -12 dB blution is possible, one LSB step results in a gain step of about we bass settings clipping of the output signal may occur. Therefore, sommended to set bass to a value that, in conjunction with volume, It in an overall positive gain.	
	bit[7:0]	is require: max (bass, treble) + loudness + volume $\leq$ 0 dB Not used, must be set to 0	
00 15	Treble	TREBLE	
00 15	bit[15:8] Higher reso 1/8 dB. With positiv	Treble range $60_{hex}$ +12 dB $58_{hex}$ +11 dB  $08_{hex}$ +1 dB $00_{hex}$ 0 dB $F8_{hex}$ -1 dB  $A8_{hex}$ -11 dB $A0_{hex}$ -12 dB blution is possible, one LSB step results in a gain step of about we treble settings, clipping of the output signal may occur. There-	
	loudness a	ot recommended to set treble to a value that, in conjunction with nd volume, would result in an overall positive gain.	
		is require: max (bass, treble) + loudness + volume $\leq$ 0 dB	
	bit[7:0]	Not used, must be set to 0	

# Table 3–15: Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

Register Address (hex)	Function	I		Name
00 1E	Loudnes	LDNESS		
	bit[15:8]	Loudness 44 <sub>hex</sub> 40 <sub>hex</sub>	+17 dB	
		04 <sub>hex</sub> 00 <sub>hex</sub>	+1 dB 0 dB	
	bit[7:0]	Loudness 00 <sub>hex</sub> 04 <sub>hex</sub>		
	Higher re step of at			
	Loudness keeping t intended Because value tha			
	The settir	ngs should	be: max (bass, treble) + loudness + volume $\leq$ 0 dB	
	In Super	Bass mode	y for bass amplification can be set to two different values. , the corner frequency is shifted up. The point of constant m 1 kHz to 2 kHz.	

# Table 3–15: Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

Register Address (hex)	Function			Name
Micronas	Dynamic Bas	ss (MDB)		
00 22	MDB Effec	MDB_STR		
	bit[15:8]	00 <sub>hex</sub> 7F <sub>hex</sub>	MDB off (default) maximum MDB	
	The MDB e yield a med		th can be adjusted in 1dB steps. A value of 40 <sub>hex</sub> will ffect.	
00 23	MDB Harm	MDB_HAR		
	bit[15:8]	00 <sub>hex</sub> 64 <sub>hex</sub> 7F <sub>hex</sub>	no harmonics are added (default) 50% fundamentals + 50% harmonics 100% harmonics	
	tal by creati bandpass fi that are bel	ing harmoni ilter (MDB_I ow its cutof	osychoacoustic phenomenon of the 'missing fundamen- cs of the frequencies below the center frequency of the FC). This enables a loudspeaker to display frequencies f frequency. The Variable MDB_HAR describes the towards the original signal.	
00 24	MDB Cente	er Frequen	су	MDB_FC
	bit[15:8]	2 3	20 Hz 30 Hz	
		 30	300 Hz	
	The MDB C pass filter (s mately mate loudspeake 90 Hz			
00 21	MDB Shap	е		MDB_SHAPE
	bit[15:8]	530	corner frequency in 10-Hz steps (range: 50300 Hz)	
	With a seco bandpass of frequency of (MDB_FC) the harder to 1.5 × MDB_			
	MDB Switc	h		MDB_SWITCH
	bit[7:2]		reserved, must be set to zero	
	bit[1]	0 1	MDB switch MDB off MDB on	
	bit [0]		reserved, must be set to zero	

Table 3–15: Codec control registers on I <sup>2</sup> C subaddress 6C <sub>hex</sub> , continued					
	Register	Function			

Register Address (hex)				Name	
VOLUME					
00 12	Automatio	c Volume	Correction (AVC) Loudspeaker Channel	AVC	
	bit[15:12]	0 <sub>hex</sub> 8 <sub>hex</sub>	AVC off (and reset internal variables) AVC on		
	bit[11:8]	8 <sub>hex</sub> 4 <sub>hex</sub> 2 <sub>hex</sub> 1 <sub>hex</sub>	8 s decay time 4 s decay time 2 s decay time 20 ms decay time (intended for quick adaptation to the average volume level after track or source change)		
	on again d	during any	ternal variables, the AVC should be switched off and then track or source change. For standard applications, the / time is 4 s.		
00 11	Balance			BALANCE	
	bit[15:8]	Balance r 7F <sub>hex</sub> 7E <sub>hex</sub>	ange left –127 dB, right 0 dB left –126 dB, right 0 dB		
		01 <sub>hex</sub> 00 <sub>hex</sub> FF <sub>hex</sub>	left –1 dB, right 0 dB left 0 dB, right 0 dB left 0 dB, right –1 dB		
		 81 <sub>hex</sub> 80 <sub>hex</sub>	left 0 dB, right –127 dB left 0 dB, right –128 dB		
		negative se	ings reduce the left channel without affecting the right tings reduce the right channel leaving the left channel		
00 10	Volume C	ontrol		VOLUME	
	bit[15:8]	7F <sub>hex</sub> 7E <sub>hex</sub>	able with 1 dB step size +12 dB (maximum volume) +11 dB		
		 74 <sub>hex</sub> 73 <sub>hex</sub> 72 <sub>hex</sub>	+1 dB 0 dB –1 dB		
		 02 <sub>hex</sub> 01 <sub>hex</sub> 00 <sub>hex</sub>	–113 dB –114 dB mute (reset)		
	bit[7:0]	Not used,	must be set to 0		
	between a	a digital and	ntrol is applied to the analog outputs only. It is split d an analog function. In order to avoid noise due to large ng, the actual setting is internally low-pass filtered.		
	With large ping.	scale inpu	It signals, positive volume settings may lead to signal clip-		

# Table 3–16: Codec status registers on I<sup>2</sup>C subaddress 6D<sub>hex</sub>

Register Address (hex)	Function		Name
INPUT QU	ASI-PEAK		
00 0A	A/D Converter Qua	si-Peak Detector Readout Left	QPEAK_L
	bit[14:0] 0000 2000 4000 7FFF	positive 15-bit value, linear scale 0% 25% (–12 dBFS) 50% (–6 dBFS) 100% (0 dBFS)	
00 0B	A/D Converter Qua	si-Peak Detector Readout Right	QPEAK_R
	bit[14:0] 0000 2000 4000 7FFF	positive 15-bit value, linear scale 0% 25% (–12 dBFS) 50% (–6 dBFS) 100% (0 dBFS)	
OUTPUT (	QUASI-PEAK		
00 0C	Audio Processing	DQPEAK_L	
	bit[14:0]	positive 15-bit value, linear scale	
00 0D	Audio Processing Input Quasi-Peak Detector Readout Right		DQPEAK_R
	bit[14:0]	positive 15-bit value, linear scale	

# 3.4.4. Basic MDB Configuration

With the parameters described in Table 3–15, the Micronas Dynamic Bass system (MDB) can be customized to create different bass effects as well as to fit the MDB to various loudspeaker characteristics. The easiest way to find a good set of parameter is by selecting one of the settings below, listening to music with strong bass content and adjusting the MDB parameters:

- MDB\_STR: Increase/decrease the strength of the MDB effect
- MDB\_HAR: Increase/decrease the content of low frequency harmonics
- MDB\_FC: Shift the MDB effect to lower/higher frequencies

 MDB\_SHAPE: Widen/narrow MDB frequency range (which results in a softer/harder bass sound), turn on/off the MDB





Fig. 3–5: Micronas Dynamic Bass (MDB): Bass boost in relation to input signal level

Table 3-17: Suggeste	d MDB settings
----------------------	----------------

Function	MDB_STR (22 <sub>hex</sub> )	MDB_HAR (23 <sub>hex</sub> )	MDB_FC (24 <sub>hex</sub> )	MDB_SHAPE (21 <sub>hex</sub> )
MDB off	xxxx <sub>hex</sub>	xxxx <sub>hex</sub>	xxxx <sub>hex</sub>	xx00 <sub>hex</sub>
Low end headphones, medium effect	5000 <sub>hex</sub>	3000 <sub>hex</sub>	0600 <sub>hex</sub>	0902 <sub>hex</sub>


## 4. Specifications

# 4.1. Outline Dimensions



SPGS707000-1/1E

Fig. 4–1: 64-Pin Plastic Low-Profile Quad Flat Pack (PLQFP64) Weight approximately 0.35 g Dimensions in mm (not usable for new design)



SPGS706000-6(P64)/1E

Fig. 4–2: 64-Pin Plastic Metric Quad Flat Pack (PMQFP64) Weight approximately 0.4 g Dimensions in mm (available 2H-2001)

# 4.2. Pin Connections and Short Descriptions

- NC not connected, leave vacant
- LV If not used, leave vacant
- X obligatory, pin must be connected as described in application information (see Fig. 4–33 on page 80)
- VDD connect to positive supply
- VSS connect to ground

Pin No. PLQFP/ PMQFP 64-pin	Pin Name	Туре	Connection (If not used)	Short Description
1	AGNDC		Х	Analog reference voltage
2	MICIN	IN	LV	Input for internal microphone amplifier
3	MICBI	IN	LV	Bias for internal microphone
4	INL	IN	LV	Left A/D input
5	INR	IN	LV	Right A/D input
6	TE	IN	Х	Test enable
7	ХТІ	IN	Х	Crystal oscillator (ext. clock) input
8	ХТО	OUT	LV	Crystal oscillator output
9	POR	IN	Х	Power on reset, active low
10	VSS	SUPPLY	Х	DSP supply ground
11	XVSS	SUPPLY	Х	Digital output supply ground
12	VDD	SUPPLY	Х	DSP supply
13	XVDD	SUPPLY	Х	Digital output supply
14	I2CVDD	SUPPLY	Х	l <sup>2</sup> C supply
15	DVS	IN	х	I <sup>2</sup> C device address selector
16	VSENS1	IN/OUT	VDD	Sense input and power output of DC/DC 1 converter
17	DCSO1	SUPPLY	LV	DC/DC 1 switch output
18	DCSG1	SUPPLY	VSS	DC/DC 1 switch ground
19	DCSG2	SUPPLY	VSS	DC/DC 2 switch ground
20	DCSO2	SUPPLY	LV	DC/DC 2 switch output
21	VSENS2	IN/OUT	VDD	Sense input and power output of DC/DC 2 converter
22	DCEN	IN	VSS	DC/DC enable (both converters)
23	CLKO	OUT	LV	Clock output

Pin No. PLQFP/ PMQFP 64-pin	Pin Name	Туре	Connection (If not used)	Short Description
24	I2CC	IN/OUT	Х	I <sup>2</sup> C clock
25	I2CD	IN/OUT	Х	I <sup>2</sup> C data
26	SYNC	OUT	LV	Sync output
27	VBAT	IN	LV	Battery voltage monitor input
28	PUP	OUT	LV	DC Converters Power-Up Signal
29	EOD	OUT	LV	PIO end of DMA, active low
30	PRTR	OUT	LV	PIO ready to read, active low
31	PRTW	OUT	LV	PIO ready to write, active low
32	PR	IN	VDD	PIO DMA request, active high
33	PCS	IN	VSS	PIO chip select, active low
34	PI19	IN/OUT	LV	PIO data bit[7] (MSB)
35	PI18	IN/OUT	LV	PIO data bit[6]
36	PI17	IN/OUT	LV	PIO data bit[5]
37	PI16	IN/OUT	LV	PIO data bit[4]
38	PI15	IN/OUT	LV	PIO data bit[3]
39	PI14	IN/OUT	LV	PIO data bit[2]
40	PI13	IN/OUT	LV	PIO data bit[1]
41	PI12	IN/OUT	LV	PIO data bit[0] (LSB)
42	SOD	OUT	LV	Serial output data
43	SOI	OUT	LV	Serial output word identification
44	SOC	OUT	LV	Serial output clock
45	SID	IN/OUT	Х	Serial input data, interface A
46	SII	IN/OUT	Х	Serial input word identification, interface A
47	SIC	IN/OUT	Х	Serial input clock, interface A
48	SPDO	OUT	LV	S/PDIF output interface
49	SIBD	IN	VSS	Serial input data, interface B
50	SIBC	IN	VSS	Serial input clock, interface B
51	SIBI	IN	VSS	Serial input word identification, interface B
52	SPDI2	IN	LV	Active differential S/PDIF input 2
53	SPDI1	IN	LV	Active differential S/PDIF input 1
54	SPDIR	IN	LV	Reference differential S/PDIF input 1 and 2

Pin No. PLQFP/ PMQFP 64-pin	Pin Name	Туре	Connection (If not used)	Short Description
55	FILTL	IN	Х	Feedback input for left amplifier
56	AVDD0	SUPPLY	Х	Analog supply for output amplifiers
57	OUTL	OUT	LV	Left analog output
58	OUTR	OUT	LV	Right analog output
59	AVSS0	SUPPLY	Х	Analog ground for output amplifiers
60	FILTR	IN	Х	Feedback for right output amplifier
61	AVSS1	SUPPLY	Х	Analog ground
62	VREF		Х	Analog reference ground
63	PVDD	SUPPLY	Х	Internal power supply
64	AVDD1	SUPPLY	Х	Analog Supply

#### 4.3. Pin Descriptions

#### 4.3.1. Power Supply Pins

The use of all power supply pins is mandatory to achieve correct function of the MAS 35x9F.

# VDD, VSS SUPPLY Digital supply pins.

XVDD, XVSS SUPPLY

Supply for digital output pins.

#### I2CVDD

Supply for I<sup>2</sup>C interface circuitry. This net uses VSS or XVSS as the ground return line.

#### PVDD

Auxiliary pin for analog circuitry. This pin has to be connected via a 3-nF capacitor to AVDD1. Extra care should be taken to achieve a low inductance PCB line.

## AVDD0/AVSS0

Supply for analog output amplifier.

#### AVDD1/AVSS1

SUPPLY

SUPPLY

SUPPLY

SUPPLY

Supply for internal analog circuits (A/D, D/A converters, clock, PLL, S/PDIF input).

AVDD0/AVSS0 and AVDD1/AVSS1 should receive the same supply voltages.

#### 4.3.2. Analog Reference Pins

#### AGNDC

Internal analog reference voltage. This pin serves as the internal ground connection for the analog circuitry.

#### VREF

Analog reference ground. All analog inputs and outputs should drive their return currents using separate traces to a ground starpoint close to this pin. Connect to AVSS1. This reference pin should be as noise free as possible.

IN/OUT

IN

OUT

OUT

#### 4.3.3. DC/DC Converters and **Battery Voltage Supervision**

#### DCSG1/DCSG2

#### SUPPLY

DC/DC converters switch ground. Connect using separate wide trace to negative pole of battery cell. Connect also to AVSS0/1 and VSS/XVSS, VREF.

#### DCSO1/DCSO2

SUPPLY

IN

IN

OUT

IN

DC/DC converter switch connection. If the respective DC/DC converter is not used, this pin must be left vacant.

# VSENS1/VSENS2

Sense input and power output of DC/DC converters. If the respective DC/DC converter is not used, this pin should be connected to a supply to enable proper function of the PUP-signals.

#### DCEN

Enable signal for both DC/DC converters. If none of the DC/DC converters is used, this pin must be connected to VSS.

#### PUP

Power-up. This signal is set when the required voltages are available at both DC/DC converter output pins VSENS1 and VSENS2. The signal is cleared when both voltages have dropped below the reset level in the DCCF Register.

#### VBAT

Analog input for battery voltage supervision.

#### 4.3.4. Oscillator Pins and Clocking

#### ΧΤΙ IN хто OUT The XTI pin is connected to the input of the internal

crystal oscillator, the XTO pin to its output. Each pin should be directly connected to the crystal and to a ground-connected capacitor (see application diagram, Fig. 4-33 on page 80).

CLKO	OUT
The CLKO can drive an output clock line.	

#### 4.3.5. Control Lines

I2CC	SCL	IN/OUT
I2CD	SDA	IN/OUT
Standard I <sup>2</sup> C c	ontrol lines.	

#### DVS IN I<sup>2</sup>C device address selector. Connect this pin either to VDD (I<sup>2</sup>C device address: 3E/3F<sub>hex</sub>) or VSS (I<sup>2</sup>C device address: 3C/3D<sub>hex</sub>) to select a proper I<sup>2</sup>C device address (see also Table 3-1 on page 19).

#### 4.3.6. Parallel Interface Lines

#### PI12...PI19

The PIO input pins PI12..PI19 are used as 8-bit I/O interface to a microcontroller in order to transfer compressed and uncompressed data. PI12 is the LSB, PI19 the MSB.

#### 4.3.6.1. PIO Handshake Lines

#### PCS

IN The PIO chip select PCS must be set to '0' to activate the PIO in operation mode.

#### PR

Pin PR must be set to '1' to validate data output from MAS 35x9F PIO pins.

#### PRTR

Ready to read. This signal indicates that the MAS 35x9F is able to receive data in PIO input mode.

#### PRTW

Ready to write. This pin indicates that MAS 35x9F has data available for PIO output mode.

## EOD

OUT EOD indicates the end of an DMA cycle in the IC's PIO input mode. In 'serial' input mode it is used as Demand signal, that indicates that new input data are required.

#### 4.3.7. Serial Input Interface (SDI)

SID	DATA	IN/OUT	
SII	WORD STROBE	IN/OUT	
SIC	CLOCK	IN/OUT	
I <sup>2</sup> S compatible serial interface A for digital audio data.			
	I firmware this interface is r		
Note: Please re	efer to Bit [0] of Table 3–9		

#### 4.3.8. Serial Input Interface B (SDIB)

SIBD	DATA	IN
SIBI	WORD STROBE	IN
SIBC	CLOCK	IN

The serial interface B is primarily used as bitstream input interface. The SIBI line must be connected to VSS in the standard application.

#### 4.3.9. Serial Output Interface (SDO)

SOD	DATA	OUT
SOI	WORD STROBE	OUT
SOC	CLOCK	IN/OUT
,	Frame Indication, and Clock lin	

output interface. The SOI is reconfigurable and can be adapted to several I<sup>2</sup>S compliant modes.

OUT

OUT

IN

#### 4.3.10. S/PDIF Input Interface

SPDI1	IN
SPDI2	IN
SPDIR	IN
SPDIF1 and SPDIF2 are alternative input pins	for
S/PDIF sources according to the IEC 958 consult	ner

specification are used in conjunction with download software only. A switch at D0:ff6 selects one of these pins at a time. The SPDIR pin is a common reference for both input lines (see Fig. 4-33 on page 80).

#### 4.3.11. S/PDIF Output Interface

#### SPDO

The SPDO pin provides an digital output with standard CMOS level that is compliant to the IEC 958 consumer specification.

#### 4.3.12. Analog Input Interfaces

In the standard MPEG-decoding DSP firmware the analog inputs are not used. However, they can be selected as a source for the D/A converters

(set MIX ADC scale of the D/A Converter Source Mixer, Register 00 06<sub>hex</sub> in Table 3–15).

#### MICIN MICBI

The MICIN input may be directly used as electret microphone input, which should be connected as described in application information (see Fig. 4-33 on page 80). The MICBI signal provides the supply voltage for these microphones.

# INL

INR

INL and INR are analog line-in input lines. They are connected to the embedded stereo A/D converter of the MAS 35x9F. The sources should be AC coupled. The reference ground for these analog input pins is the VREF pin.

#### 4.3.13. Analog Output Interfaces

# OUTL OUTR

OUTL and OUTR are left and right analog outputs, that may be directly connected to the headphones as described in the application information (see Fig. 4-33 on page 80).

#### FILTL IN FILTR IN

Connection to input terminal of output amplifier.Can be used to connect a capacitance from OUTL respectively OUTR to FILTL respectively FILTR in parallel to feedback resistor and thus implement a low pass filter to reduce the out-of-band noise of the DAC.

#### 4.3.14. Miscellaneous

#### SYNC

OUT

#### OUT The SYNC signal indicates the detection of a frame start in the input data of MAS 35x9F. Usually this signal generates an interrupt in the controller.

#### POR

The Power-On Reset pin is used to reset the whole MAS 35x9F. The POR is an active-low signal (see Fig. 4-33 on page 80)

# TE

IN

IN

IN

IN

IN The TE pin is for production test only and must be connected with VSS in all applications.

# 4.4. Pin Configurations




Fig. 4-3: PLQFP64/PMQFP64 package

## 4.5. Internal Pin Circuits

TTLIN




Fig. 4–4: Input pins PCS, PR




Fig. 4–5: Input pin TE, DVS, POR




Fig. 4-6: Input pin DCEN




Fig. 4–7: Input/output pins SOC, SOI, SOD, PI12...PI19, SPDO




Fig. 4-8: Input pins SIC, SII, SID




Fig. 4-9: Input pins SIBC, SIBI, SIBD






Fig. 4-10: Input/output pins I2CC, I2CD








Fig. 4–12: Output pins PRTW, EOD, PRTR, CLKO, SYNC, PUP




Fig. 4-13: Clock oscillator XTI, XTO





Fig. 4-14: Analog input pins MICIN, INL, INR








Fig. 4-18: S/PDIF inputs








Fig. 4–19: Battery voltage monitor VBAT

Fig. 4–16: Analog outputs OUTL(R) and connections for filter capacitors FILTL(R)




Fig. 4–17: Analog ground generation with pin to connect external capacitor

#### 4.6. Electrical Characteristics

#### 4.6.1. Absolute Maximum Ratings

Symbol	Parameter	Pin Name	Min.	Max.	Unit
T <sub>A</sub>	Ambient operating temperature		-40	85	°C
Τ <sub>S</sub>	Storage temperature		-40	125	°C
P <sub>TOT</sub>	Power dissipation	VDD, XVDD, AVDD0/1, I2CVDD		650	mW
V <sub>SUP</sub>	Supply voltage	VDD, XVDD, I2CVDD, AVDD0/1 <sup>1)</sup>	-0.3	6	V
V <sub>II2C</sub>	Input voltage, I <sup>2</sup> C-Pins	I2CC, I2CD	-0.3	6	V
V <sub>Idig</sub>	Input voltage, all digital inputs		-0.3	V <sub>SUP</sub> +0.3	V
l <sub>ldig</sub>	Input current, all digital inputs		-20	+20	mA
V <sub>lana</sub>	Input voltage, all analog inputs		-0.3	V <sub>SUP</sub> + 0.3	V
l <sub>lana</sub>	Input current, all analog inputs		-5	+5	mA
I <sub>Oaudio</sub>	Output current, audio output <sup>2)</sup>	OUTL/R	-0.2	0.2	А
I <sub>Odig</sub>	Output current, all digital outputs <sup>3)</sup>		-50	+50	mA
I <sub>Odcdc1</sub>	Output current DCDC converter 1	DCSO1		1.5	А
I <sub>Odcdc2</sub>	Output current DCDC converter 2	DCSO2		1.5	А

These pins are not short-circuit proof!

<sup>3)</sup> Total chip power dissipation must not exceed absolute maximum rating

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

# 4.6.2. Recommended Operating Conditions

Table 4–1:	Temperature range	(T = 0-70 °C	) and supply voltages
------------	-------------------	--------------	-----------------------

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
V <sub>SUPD1</sub> 1)	Digital supply voltage (decoder)	VDD, XVDD	2.5	2.7	3.6	V
V <sub>SUPD2</sub>	Digital supply voltage (G.729 A encoder/SD/AAC)		2.7	2.9	3.6	
V <sub>SUPI2C</sub>	I <sup>2</sup> C bus supply voltage	I2CVDD	V <sub>SUPDn</sub> <sup>2)</sup> at VDD		3.9	V
V <sub>SUPA</sub>	Analog audio supply voltage	AVDD0/1	2.2	2.7	3.6	V
	Analog audio supply voltage in relation to the digital supply voltage		0.62		1.6	V <sub>SUPDn</sub>
V <sub>SUPx</sub>	PIN supply voltage	XVDD	2.5		3.6	V
	PIN supply voltage in relation to digital supply voltage		0.62		1.6	V <sub>SUPDn</sub>
<sup>1)</sup> For SD-care $^{2)}$ n = 1, 2	decryption, the minimum voltage w	vill be defined in a s	supplement.			

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
External Clo	ck Input Recommendations					
f <sub>CLK</sub>	Clock frequency	ΧΤΙ, ΧΤΟ	13.0 <sup>2)</sup>	18.432	20.0 <sup>1)</sup>	MHz
V <sub>CLKI</sub>	Clockamplitude of external clock fed into XTI at $V_{AVDD}$ = 2.2 V	ХТІ	0.7		1.05	V <sub>PP</sub>
	Clockamplitude of external clock fed into XTI at $V_{AVDD} = 2.7 V$		0.55		1.5	
	Clockamplitude of external clock fed into XTI at $V_{AVDD}$ = 3.3 V		0.45		1.75	
	Clockamplitude of external clock fed into XTO at $V_{AVDD} = 2.2 V$	ХТО	1.25		2.2	
	Clockamplitude of external clock fed into XTO at $V_{AVDD} = 2.7 V$		0.75		2.7	
	Clockamplitude of external clock fed into XTO at $V_{AVDD} = 3.3 V$		0.55		3.3	
	Duty cycle	ΧΤΙ, ΧΤΟ	45	50	55	%
Crystal Reco	ommendations					
f <sub>P</sub>	Load resonance frequency at $C_I = 20 \text{ pF}$	ΧΤΙ, ΧΤΟ		18.432		MHz
$\Delta f/f_S$	Accuracy of frequency adjustment		-50		50	ppm
$\Delta f/f_S$	Frequency variation versus temperature		-50		50	ppm
R <sub>EQ</sub>	Equivalent series resistance			12	30	Ω
C <sub>0</sub>	Shunt (parallel) capacitance			3	5	pF
<sup>1)</sup> extended to <sup>2)</sup> depends or	o 28 MHz (see Table 3–3 on page 20 n mode (see Table 4–3)	))				

Table 4–2: Reference frequency generation and crystal recommendation

# Table 4-3: Input clock frequency

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit		
f <sub>CLK</sub> <sup>1)</sup>	G.729 Decoder G.729 Encoder	ΧΤΙ, ΧΤΟ	16.4 13.7			MHz MHz		
	MPEG Decoder		11.0			MHz		
<sup>1)</sup> Minimum F <sub>o</sub>	<sup>1)</sup> Minimum F <sub>CLK</sub> for SD-card decryption is defined in a supplement.							

# Table 4-4: Input levels

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
IIL	Input low voltage at V <sub>SUPI2C</sub> = 2.53.6 V	12CC, 12CD			0.3	V
I <sub>IH</sub>	Input high voltage at V <sub>SUPI2C</sub> = 2.53.6 V		1.4			V
IIL	Input low voltage at V <sub>SUPx</sub> = 2.53.6 V	POR, DCEN			0.2	V
I <sub>IH</sub>	Input high voltage at V <sub>SUPx</sub> = 2.53.6 V		0.9			V
I <sub>ILD</sub>	Input low voltage	PI <i>,</i>			0.3	V
I <sub>IHD</sub>	Input high voltage	SI(B)I, SI(B)C, <u>SI(B</u> )D, PR, PCS, TE, DVS	V <sub>SUPx</sub> –0.5			V

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit					
Analog Refe	Analog Reference										
C <sub>AGNDC1</sub>	Analog filter capacitor	AGNDC	1.0	3.3		μF					
C <sub>AGNDC2</sub>	Ceramic capacitor in parallel			10		nF					
C <sub>PVDD</sub>	Capacitor for analog circuitry	PVDD	3			nF					
Analog Audi	o Inputs										
C <sub>inAD</sub>	DC-decoupling capacitor at A/D- converter inputs	INL/R		390		nF					
C <sub>inMI</sub>	DC-decoupling capacitor at microphone-input	MICIN		390		nF					
C <sub>LMICBI</sub>	Minimum-Capacitance at micro- phone bias	MICBI	3.3			nF					
Analog Audi	o Filter Outputs										
C <sub>FILT</sub>	Filter capacitor for headphone amplifier high-Q type, NP0 or C0G material	FILTL/R OUTL/R	-20 %	470	+20 %	рF					
Analog Audi	o Output										
Z <sub>AOL_HP</sub>	Analog output load with stereo	OUTL/R	16			Ω					
	headphones			100		pF					
DC/DC-Conv	erter External Circuitry (please re	fer to application	example)								
C <sub>1</sub>	VSENS blocking (<100 m $\Omega$ ESR)	VSENS1/2		330		μF					
V <sub>TH</sub>	Schottky diode threshold voltage	DCSO1/2 VSENS1/2	0.39			V					
L	Ferrite core coil inductance	DCSO1/2		22		μH					
S/PDIF Inter	ace Analog Input										
C <sub>SPI</sub>	S/PDIF coupling capacitor	SPDI1/2 SPDIR		100		nF					

# Table 4–5: Analog input and output recommendations

# 4.6.3. Digital Characteristics

at T = T<sub>A</sub>, V<sub>SUPD</sub>, V<sub>SUPA</sub> = 2.5 ... 3.6 V, f<sub>Crystal</sub> = 18.432 MHz, Typ. values for T<sub>A</sub> = 25 °C in PQFP package

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions				
Digital Su	Digital Supply Voltage										
I <sub>SUPD</sub>	Current consumption	VDD, XVDD, I2CVDD		39		mA	2.5 V, sampling fre- quency ≥ 32 kHz				
I <sub>SUPD</sub>	Current consumption	120000		24		mA	2.5 V, sampling fre- quency ≤ 24 kHz				
I <sub>SUPD</sub>	Current consumption			15		mA	2.5 V, sampling fre- quency ≤ 12 kHz				
I <sub>STANDBY</sub>	Total current at stand-by				10	μA	DSP off, Codec off, DC/DC off, AD and DAC off, no I <sup>2</sup> C access				
Digital Ou	itputs and Inputs										
O <sub>DigL</sub>	Output low voltage	PI <i>, SOI,</i>			0.3	V	I <sub>load</sub> = 2 mA				
O <sub>DigH</sub>	Output low voltage	SOI, SOC, <u>SOD,</u> <u>EOD,</u> <u>PRTR,</u> PRTW, CLKO, SYNC, PUP, SPDO	V <sub>SUPx</sub> -0.3			V	I <sub>load</sub> = -2 mA				
Z <sub>Digl</sub>	Input impedance	ALL DIGITAL			7	pF					
I <sub>DLeak</sub>	Digital input leakage cur- rent	INPUTS	-1		1	μA	0 V < V <sub>pin</sub> < V <sub>SUPD</sub>				

# 4.6.3.1. I<sup>2</sup>C Characteristics

at T = 25°C,  $V_{SUPI2C}$  = 2.5...3.6 V in PQFP package

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions				
I <sup>2</sup> C Input S	<sup>2</sup> C Input Specifications										
f <sub>I2C</sub>	Upper limit I <sup>2</sup> C bus frequency operation	I2CC	400			kHz					
t <sub>I2C1</sub>	I <sup>2</sup> C START condition setup time	12CC, 12CD	300			ns					
t <sub>I2C2</sub>	I <sup>2</sup> C STOP condition setup time	12CC, 12CD	300			ns					
t <sub>I2C3</sub>	I <sup>2</sup> C clock low pulse time	I2CC	1250			ns					
t <sub>I2C4</sub>	I <sup>2</sup> C clock high pulse time	I2CC	1250			ns					
t <sub>I2C5</sub>	I <sup>2</sup> C data setup time before rising edge of clock	I2CC	80			ns					
t <sub>I2C6</sub>	I <sup>2</sup> C data hold time after falling edge of clock	I2CC	80			ns					
V <sub>I2COL</sub>	I <sup>2</sup> C output low voltage	12CC, 12CD			0.4	V	I <sub>load</sub> = 3 mA				
I <sub>I2COH</sub>	I <sup>2</sup> C output high leakage current	12CC, 12CD			1	μΑ					
t <sub>I2COL1</sub>	I <sup>2</sup> C data output hold time after falling edge of clock	12CC, 12CD	20			ns					
t <sub>I2COL2</sub>	I <sup>2</sup> C data output setup time before rising edge of clock	12CC, 12CD	250			ns	f <sub>I2C</sub> = 400 kHz				
V <sub>I2CIL</sub>	I <sup>2</sup> C input low voltage	12CC, 12CD			0.3	V <sub>SUPI2C</sub>					
V <sub>I2CIH</sub>	I <sup>2</sup> C input high voltage	12CC, 12CD	0.6			V <sub>SUPI2C</sub>					
t <sub>W</sub>	Wait time	12CC, 12CD	0	0.5	4	ms					




Fig. 4–20: I<sup>2</sup>C timing diagram

# 4.6.3.2. Serial (I<sup>2</sup>S) Input Interface Characteristics (SDI, SDIB)

at T = T<sub>A</sub>, V<sub>SUPD</sub>, V<sub>SUPA</sub> = 2.5 ... 3.6 V,  $f_{CRYSTAL}$  = 18.432 MHz, Typ. values for T<sub>A</sub> = 25 °C in PQFP package

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
<sup>t</sup> SICLK	I <sup>2</sup> S clock input clock period	SI(B)C		325		ns	f <sub>S</sub> = 48 kHz Stereo, 32 bits per sample (for demand mode see Table 4–6)
t <sub>SIDS</sub>	I <sup>2</sup> S data setup time before rising edge of clock (for continuous data stream: falling edge)	SI(B)C, SI(B)D	50			ns	
t <sub>SIDH</sub>	I <sup>2</sup> S data hold time	SI(B)D	50			ns	
t <sub>SIIS</sub>	I <sup>2</sup> S ident setup time before rising edge of clock (for continuous data stream: falling edge)	SI(B)C, SI(B)I	50			ns	
t <sub>SIIH</sub>	I <sup>2</sup> S ident hold time	SI(B)I	50			ns	
t <sub>bw</sub>	Burst wait time	SI(B)C, SI(B)D	480				

#### Table 4-6: Maximum allowed sample clock frequency in Demand Mode

f <sub>Sample</sub> (kHz)	f <sub>C</sub> (MHz)	min. t <sub>SICLK</sub> (ns)
48, 32	6.144	162
44.1	5.6448	177
24, 16	3.072	325
22.05	2.8224	354
12, 8	1.536	651
11.025	1.4112	708




Fig. 4–21: Continuous data stream at serial input A or B. In this mode, the word strobe SI(B)I is not used and the data are read at the falling edge of the clock (bit[2] in D0:346 is set).

Table 4-7: Allowed transmission dela	vs of external data	source MPEG1/2 Laver 2/3
	iyo or external data	300100 WI LOT/2 Layor 2/0

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
t <sub>START48-320</sub>	Allowed delay time before	EOD			3.1	ms	48 kHz/s, 320 kbit/s
t <sub>START48-64</sub>	start of serial data transmission after assertion				5.7	ms	48 kHz/s, 64 kbit/s
t <sub>START24-320</sub>	of signal at EOD				4.2	ms	24 kHz/s, 320 kbit/s
t <sub>START24-32</sub>					9.2	ms	24 kHz/s, 32 kbit/s
t <sub>START12-64</sub>					23.1	ms	12 kHz/s, 64 kbit/s
t <sub>START12-16</sub>					25.6	ms	12 kHz/s, 16 kbit/s
t <sub>START8-64</sub>					34.8	ms	8 kHz/s, 64 kbit/s
t <sub>START8-8</sub>					38.4	ms	8 kHz/s, 8 kbit/s
t <sub>STOP</sub>	Allowed delay time before stop of serial data transmission after deassertion of signal at EOD	EOD			1.3	ms	Clock rate of input data 1 Mbit/s




Fig. 4–22: Serial input of I<sup>2</sup>S signal

# 4.6.3.3. Serial Output Interface Characteristics (SDO)

at T = T<sub>A</sub>, V<sub>SUPD</sub>, V<sub>SUPA</sub> = 2.5 ... 3.6 V,  $f_{CRYSTAL}$  = 18.432 MHz, Typ. values for T<sub>A</sub> = 25 °C in PQFP package

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
t <sub>SOCLK</sub>	I <sup>2</sup> S clock output frequency	SOC		325		ns	f <sub>S</sub> = 48 kHz Stereo 32 bits per sample
t <sub>SOISS</sub>	I <sup>2</sup> S word strobe delay time after falling edge of clock	SOC, SOI	0			ns	
t <sub>SOODC</sub>	I <sup>2</sup> S data delay time after falling edge of clock	SOC, SOD	0			ns	






Fig. 4-23: Serial output interface timing



**Fig. 4–24:** Sample timing of the SDO interface in 16 bit/sample mode D0:346 settings are bit[14] = 0 (SOC not inverted) bit[11] = 1 (SOI delay) bit[5] = 0 (word strobe not inverted)

bit[4] = 1 (16 bits/sample)



**Fig. 4–25:** Sample timing of the SDO interface in 32 bit/sample mode D0:346 settings are bit[14] = 0 (SOC not inverted) bit[11] = 0 (no SOI delay) bit[5] = 1 (word strobe inverted) bit[4] = 0 (32 bits/sample)

# 4.6.3.4. S/PDIF Input Characteristics

at T = T<sub>A</sub>, V<sub>SUPD</sub>, V<sub>SUPA</sub> = 2.5 ... 3.6 V, f<sub>Crystal</sub> = 18.432 MHz, Typ. values for T<sub>A</sub> = 25 °C in PQFP package.

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>S</sub>	Signal amplitude	SPDI1, SPDI2, SPDIR	200	500	1000	mV <sub>pp</sub>	
f <sub>s1</sub>	Bi-phase frequency	SPDI1, SPDI2, SPDIR		2.048		MHz	±1000 ppm, f <sub>s</sub> = 48 kHz
f <sub>s2</sub>	Bi-phase frequency	SPDI1, SPDI2, SPDIR		2.822		MHz	±1000 ppm, f <sub>s</sub> = 44.1 kHz
f <sub>s3</sub>	Bi-phase frequency	SPDI1, SPDI2, SPDIR		3.072		MHz	$\pm$ 1000 ppm, f <sub>s</sub> = 32 kHz
t <sub>P</sub>	Bi-phase period	SPDI1, SPDI2, SPDIR		326		ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
t <sub>R</sub>	Rise time	SPDI1, SPDI2, SPDIR	0		65	ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
t <sub>F</sub>	Fall time	SPDI1, SPDI2, SPDIR	0		65	ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
	Duty cycle	SPDI	40	50	60	%	at bit value=1 and f <sub>s</sub> = 48 kHz
t <sub>H1,L1</sub>		SPDI	81		163	ns	minimum/maximum pulse duration with a level above 90 % or below 10 % and at $f_s = 48$ kHz
t <sub>H0,L0</sub>		SPDI	163		244	ns	minimum/maximum pulse duration with a level above 90 % or below 10 % and at $f_s = 48$ kHz




Fig. 4-26: Timing of the S/PDIF input

# 4.6.3.5. S/PDIF Output Characteristics

at T = T<sub>A</sub>, V<sub>SUPD</sub>, V<sub>SUPA</sub> = 2.5 ... 3.6 V,  $f_{CRYSTAL}$  = 18.432 MHz, Typ. values for T<sub>A</sub> = 25 °C in PQFP package.

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
f <sub>s1</sub>	Bi-phase frequency	SPDO		3.072		MHz	f <sub>s</sub> = 48 kHz
f <sub>s2</sub>	Bi-phase frequency	SPDO		2.822		MHz	f <sub>s</sub> = 44.1 kHz
f <sub>s3</sub>	Bi-phase frequency	SPDO		2.048		MHz	f <sub>s</sub> = 32 kHz
t <sub>P</sub>	Bi-phase period	SPDO		326		ns	at f <sub>s</sub> = 48 kHz, (highest sampling rate)
t <sub>R</sub>	Rise time	SPDO	0		2	ns	C <sub>load</sub> = 10 pF
t <sub>F</sub>	Fall time	SPDO	0		2	ns	C <sub>load</sub> = 10 pF
	Duty cycle	SPDO		50		%	
t <sub>H1,L1</sub>		SPDO		163		ns	minimum/maximum pulse duration with a level above 90% or below 10% and at $f_s = 48$ kHz
t <sub>H0,L0</sub>		SPDO		326		ns	minimum/maximum pulse duration with a level above 90% or below 10% and at $f_s = 48 \text{ kHz}$
V <sub>S</sub>	Signal amplitude	SPDO		V <sub>SUPD</sub>			




Fig. 4–27: Timing of the S/PDIF output

#### 4.6.3.6. PIO as Parallel Input Interface: DMA Mode

In decoding mode, the data transfer can be started after the EOD pin of the MAS 35x9F is set to "high". After verifying this, the controller signalizes the sending of data by activating the PR line. The MAS 35x9F responds by setting the RTR line to the "low" level. The MAS 35x9F reads the data PI[19:12] and sets RTR to low after rising edge of PR. After RTR is set to high, the mC sets PR to low. The next data word write operation will be initialized again by setting the PR line via the controller. Please refer to Figure 4–28 for the exact timing.

The procedure above will be repeated until the MAS 35x9F sets the EOD signal to "0" which indicates that the transfer of one data block has been executed. Subsequently, the controller should set PR to "0", wait until EOD rises again and then repeat the procedure to send the next block of data. The DMA buffer for MPEG decoding is 30 bytes long. The size for G.729 is 10 bytes.

Table 4-8: PIO input DMA mode timing

Symbol	Pin Name	Min.	Max.	Unit
t <sub>st</sub>	PR, EOD	0.010	2000	μs
t <sub>r</sub>	PR, RTR	40	160	ns
t <sub>pd</sub>	PR, PI[19:12]	120	480	ns
t <sub>set</sub>	PI[19:12]	160		ns
t <sub>h</sub>	PI[19:12]	160		ns
t <sub>rtrq</sub>	RTR	200	30000	ns
t <sub>pr</sub>	PR	480		ns
t <sub>rpr</sub>	PR, RTR	160		ns
t <sub>eod</sub>	PR, EOD	40	160	ns
t <sub>eodq</sub>	EOD	2.5	500	μs




Fig. 4-28: Handshake protocol for writing MPEG data to the PIO-DMA

#### 4.6.3.7. PIO As Parallel Input Interface: Program Download Mode

Handshaking for PIO input in Program Download Mode is accomplished through the RTR, PCS, and PI12...PI19 signal lines (see Fig. 4–29). The PR line should be set to low level.

The MAS 35x9F will drive RTR low as soon as it is ready to receive a byte and RTR will stay low until one byte has been written. Writing of a byte is performed with a PCS pulse, driven by the microcontroller. The MAS 35x9F reads data after the falling edge of PCS and will finish the cycle by setting RTR to high level after the rising edge of PCS. The next data transfer is initialized by the MAS 35x9F by driving the RTR line.

#### Table 4-9: PIO Program Download Mode timing

Symbol	Pin	Min.	Max.	Unit
t <sub>0</sub>	$\overline{RTR}, \overline{PCS}$	0		μs
t <sub>1</sub>	PCS	150		ns
t <sub>2</sub>	$\overline{PCS}, \overline{RTR}$	0	30	ns
t <sub>3</sub>	RTR	0.4	5	μs
t <sub>4</sub>	PI	50		ns
t <sub>5</sub>	PI	50		ns




Fig. 4-29: PIO program download mode timing

#### 4.6.3.8. PIO as Parallel Output Interface

Some downloadable software may use the PIO interface (lines PI19...PI12) as output. The data transfer rate and conditions are defines by the software function.

Handshaking for PIO output mode is accomplished through the RTW, PCS, and PI12..PI19 signal lines (see Fig. 4–30). The PR line has to be set to high level.

RTW will go low as soon as a byte is available in the output buffer and will stay low until a byte has been read. Reading of a byte is performed with a PCS pulse. Data is latched out from the MAS on the falling edge of PCS and removed from the bus on the rising edge of PCS.

Table 4-10: PIO output mode timing

Symbol	Pin	Min.	Max.	Unit
t <sub>0</sub>	RTW, PCS	0.010	1800	μs
t <sub>1</sub>	PCS	0.330		μs
t <sub>2</sub>	PCS, RTW	0.010		μs
t <sub>3</sub>	RTW	0.330	10000	μs
t <sub>4</sub>	PI	0.330		μs
t <sub>5</sub>	PI	0.081		μs




Fig. 4–30: Output timing

# 4.6.4. Analog Characteristics

at T = T<sub>A</sub>, V<sub>SUPDn</sub>, V<sub>SUPx</sub> = 2.5 ... 3.6 V, V<sub>SUPA</sub> = 2.2 ... 3.6 V, f<sub>CRYSTAL</sub> = 13...20 MHz, typical values at T<sub>A</sub> = 25 °C and f<sub>CRYSTAL</sub> = 18.432 MHz in PQFP package

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Co	nditions
Analog Su	oply					•		
I <sub>AVDD</sub>	Current consumption analog audio	AVDD0/1		5		mA	V <sub>SUPA</sub> =	2.2 V, Mute
l <sub>qosc</sub>	Current consumption crystal oscillator	AVDD0/1		200		μA	Codec = DSP = 0 DC/DC =	ff
I <sub>STANDBY</sub>					10		Codec = DSP = o DC/DC =	ff
Crystal Os	cillator							
V <sub>DCCLK</sub>	DC voltage at oscillator pins	XTI, XTO		0.5		V <sub>SUPA</sub>		
V <sub>ACLK</sub>	Clock amplitude		0.5		V <sub>SUPA</sub> –0.5	V <sub>PP</sub>	if crystal	is used
C <sub>IN</sub>	Input capacitance			3		pF		
R <sub>OUT</sub>	Output resistance	ХТО		220		Ω	V <sub>SUPA</sub> =	2.2 V
				125			V <sub>SUPA</sub> =	2.7 V
				94			V <sub>SUPA</sub> = 3.3 V	
Analog Ret	ference							
V <sub>AGNDC</sub>	Analog Reference Voltage	AGNDC				V	R <sub>L</sub> >> 10 referred	) MΩ, to VREF
							V <sub>SUPA</sub>	bits[15], [14] in register 6A <sub>hex</sub>
				1.1			>2.2 V	00
				1.3			>2.4 V	01
				1.6			>3.0 V	10
V <sub>MICBI</sub>	Bias voltage for microphone	MICBI					V <sub>SUPA</sub>	bits[15], [14] in register 6A <sub>hex</sub>
				1.8			>2.2 V	00
				2.13			>2.4 V	01
				2.62			>3.0 V	10
R <sub>MICBI</sub>	Source resistance	MICBI		180		Ω		
I <sub>MAX</sub>	Maximum current microphone bias	MICBI				μA	V <sub>SUPA</sub>	bits[15], [14] in register 6A <sub>hex</sub>
				300		1	>2.2 V	00

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Analog Au	dio Input						•
V <sub>AI</sub>	Analog line input clipping level (at minimum analog	INL/R				V <sub>pp</sub>	V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub>
	input gain,i.e. –3 dB)			2.2			>2.2 V 00
				2.6			>2.4 V 01
				3.2		1	>3.0 V 10
V <sub>MI</sub>	Microphone input clipping level (at minimum analog	MICIN				mV <sub>pp</sub>	V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub>
	input gain, i.e. +21 dB)			141			>2.0 V 00
				167			>2.4 V 01
				282			>3.0 V 10
R <sub>inAl</sub>	Analog line input resistance	INL/R		97		kΩ	at minimum analog input gain, i.e. –3 dB
				20			at maximum analog input gain, i.e. +19.5 dB
				67			not selected
R <sub>inMI</sub>	Microphone input resistance	tance MICIN		94		kΩ	at minimum analog input gain, i.e. –21 dB
				8			at maximum analog input gain, i.e. +43.5 dB
				94			not selected
SNR <sub>AI</sub>	Signal-to-noise ratio of line input	INL/R		74		dB(A)	BW = 20 Hz20 kHz, analog gain = 0 dB, input 1 kHz at V <sub>AI</sub> –20 dB
SNR <sub>MI</sub>	Signal-to-noise ratio of microphone input	MICIN		73		dB(A)	BW = 20 Hz20 kHz, analog gain = +21 dB, input 1 kHz at V <sub>MI</sub> –20 dB
THD <sub>AI</sub>	Total harmonic distortion of analog inputs	INL/R MICIN		0.01	0.02	%	BW = 20  Hz20  kHz, analog gain = 0 dB, resp. 24 dB, input 1 kHz at -3 dBFS = V <sub>AI</sub> -6 dB resp. V <sub>MI</sub> -6 dB
XTALK <sub>AI</sub>	Crosstalk attenuation left/right channel (analog inputs)	INL/R MICIN		80		dB	f = 1 kHz, sine wave, analog gain = 0 dB, input = -3 dBFS
PSRR <sub>AI</sub>	Power supply rejection ratio	AVDD0/1,		45		dB	1 kHz sine at 100 mV <sub>rms</sub>
	for analog audio inputs	analog audio inputs INL/R MICIN		20		dB	≤100 kHz sine at 100 mV <sub>rms</sub>

# MAS 35x9F

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Audio Outp	out						
V <sub>AO1</sub>	Analog output voltage AC	OUTL/R					$ \begin{array}{l} R_L \geq 1 \ k\Omega \\ input = 0 \ dBFS \ digital \\ V_{SUPA} \qquad & bits[15], \ [14] \ in \\ register \ 6A_{hex} \end{array} $
	at 0 dB output gain			1.56		V <sub>pp</sub>	>2.2 V 00
				1.84			>2.4 V 01
				2.27			>3.0 V 10
	at +3 dB output gain			2.20		V <sub>pp</sub>	>2.2 V 00
				2.60			>2.6 V 01
				3.20			>3.2 V 10
dV <sub>AO1</sub>	Deviation of DC-level at analog output for AGNDC- Voltage	OUTL/R	-20		20	mV	
V <sub>AO2</sub>	Analog output voltage AC	OUTL/R					$R_L$ is 16 Ω headphone and 22 Ω seriesresistor Input = 0 dBFS digital
							(see Fig. 4–33 on page 80)
							V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub>
	at 0 dB output gain			1.56		V <sub>pp</sub>	>2.2 V 00
				1.84			>2.4 V 01
				2.27			>3.0 V 10
	at +3 dB output gain			2.00		V <sub>pp</sub>	>2.2 V 00
				2.40			>2.6 V 01
				3.00			>3.2 V 10
R <sub>outAO</sub>	Analog output resistance	OUTL/R			6	Ω	analog gain = +3 dB, input = 0 dBFS digital
SNR <sub>AO</sub>	Signal-to-noise ratio of analog output	OUTL/R		94		dB(A)	$R_L$ ≥16 Ω BW = 20 Hz20 kHz, analog gain = 0 dB input = −20 dBFS
THD <sub>AO</sub>	Total harmonic distortion (headphone)	OUTL/R		0.03	0.05	%	for R <sub>L</sub> ≥16 Ω plus 22 Ω series resistor (see Fig. 4–33 on page 80)
				0.003	0.01		for R <sub>L</sub> ≥1 kΩ
Lev <sub>MuteAO</sub>	Mute level	OUTL/R		-113		dBV	A-weighted BW = 20 Hz22 kHz, no digital input signal, analog gain = mute

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
XTALK <sub>AO</sub>	Crosstalk attenuation left/right channel (headphone)	OUTLR		80		dB	f = 1 kHz, sine wave, OUTL/R: R <sub>L</sub> ≥16 Ω
							(see Fig. 4–33 on page 80) analog gain = 0 dB
							input = -3 dBFS
PSRR <sub>AO</sub>	Power supply rejection ratio for analog audio outputs	AVDD0/1 OUTL/R		70		dB	1 kHz sine at 100 mV <sub>rms</sub>
				35		dB	≤100 kHz sine at 100 mV <sub>rms</sub>

#### 4.6.5. DC/DC Converter Characteristics

at T = T<sub>A</sub>, V<sub>in</sub> = 1.2 V, V<sub>outn</sub> = 3.0 V, f<sub>clk</sub> = 18.432 MHz, f<sub>sw</sub> = 384 kHz, PWM-mode, L = 22  $\mu$ H, in PQFP package (unless otherwise noted) Typ. values for T<sub>A</sub> = 25 °C

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IN</sub>	Minimum start-up input voltage	*		0.9		V	I <sub>LOAD</sub> ≤1 mA, DCCF = 5050 <sub>hex</sub> (reset)
V <sub>IN</sub>	Minimum operating input voltage						1)
	DC1 DC2			0.7 0.8		V	I <sub>LOAD</sub> = 50 mA, DCCF = 5050 <sub>hex</sub> (reset)
	DC1 DC2			1.1 1.2		V	I <sub>LOAD</sub> = 200 mA, DCCF = 5050 <sub>hex</sub> (reset)
V <sub>OUT</sub>	Programmable output voltage range	VSENSn	2.0		3.5	V	Voltage settings in DCCF register (I <sup>2</sup> C subaddress 76 <sub>hex</sub> )
V <sub>OTOL</sub>	Output voltage tolerance	VSENSn	-4		4	%	$I_{LOAD} = 20 \text{ mA}$ $T_A = 25 \text{ °C}^{2)}$
I <sub>LOAD1</sub>	Output current 1 battery cell	VSENSn			200	mA	V <sub>IN</sub> = 0.91.5 V, 330 μF
I <sub>LOAD2</sub>	Output current 2 battery cells				600	mA	$V_{IN}$ = 1.83.0 V, 330 µF
dV <sub>OUT</sub> / dV <sub>IN</sub> /V <sub>OUT</sub>	Line regulation	VSENSn		0.7		%/V	I <sub>LOAD</sub> = 20 mA
dV <sub>OUT</sub> / V <sub>OUT</sub>	Load regulation	VSENSn		-1.8		%	I <sub>LOAD</sub> = 20200 mA,
h <sub>max</sub>	Maximum efficiency				95	%	V <sub>IN</sub> = 2.4 V, V <sub>OUT</sub> = 3.5 V
f <sub>switch</sub>	Switching frequency	DCSOn	297	384	576	kHz	(see Section 2.6.2. on page 12), (see Table 3–3)
f <sub>startup</sub>	Switching frequency during start-up	DCSOn		250		kHz	VSENSn < 1.9 V
I <sub>supPFM1</sub>	Supply current in PFM mode	VSENS1		75	1	μA	3)
I <sub>supPFM2</sub>	]	VSENS2		135			

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>supPWM1</sub>	Supply current in PWM mode	VSENS1		265		μA	VSENSn
I <sub>supPWM2</sub>		VSENS2		325			4)
l <sub>Inmax</sub>	NMOS switch current limit (low side switch)	DCSOn, DCSGn		1		А	PWM-Mode
				0.4		А	PFM-Mode
I <sub>lptoff</sub>	PMOS switch turnoff current (rectifier switch)	DCSOn VSENSn		70		mA	
R <sub>on</sub>	NMOS switch on Resistance (low side switch)	DCSO1, DCSG1		170		mΩ	
		DCSO2, DCSG2		280		mΩ	
I <sub>LEAK</sub>	Leakage current	DCSOn, DCSGn		0.1		μA	Converter off, no load

<sup>2)</sup> Add. current of oscillator at PIN AVDD0/1, (see Section 4.6.4. on page 72)

# 4.6.6. Typical Performance Characteristics





Fig. 4-31: Efficiency vs. Load Current



Efficiency vs. Load Current DCDC2 (V<sub>OUT</sub> = 3.0 V) 100 2.4 80 60 V<sub>IN</sub>: 2.4 V 40 1.5 V 1.2 V 0.9 V 20 PFM ÷ 11111 0 10<sup>-2</sup>  $10^{-4}$ 10<sup>-3</sup>  $10^{-1}$ 1 Load Current (A)

Efficiency (%)







Fig. 4–32: Maximum Load Current vs. Input Voltage

Note: Efficiency is measured as  $V_{SENSn} \times I_{LOAD}$  /  $(V_{in} \times I_{in}).$   $I_{AVDD}$  is not included (Oscillator current)








# 4.7. Typical Application in a Portable Player

MMC/SDI-Card or SMC/CF2+ used as storage media
 Dashed lines show optional (external) devices



Micronas

# 4.8. Recommended DC/DC Converter Application Circuit

(Power optimized szenario, (see Fig. 2-7 on page 13))




Fig. 4-34: External circuitry for the DC/DC converters

#### 5. Data Sheet History

1. Preliminary data sheet: "MAS 35x9F, MPEG Layer 2/3, AAC Audio Decoder, G.729 Annex A Codec", Aug. 01, 2001, 6251-505-1PD. First release of the preliminary data sheet.

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com

Printed in Germany Order No. 6251-505-1PD All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. No part of this publication may be reproduced, photocopied, stored on a

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.