


PRELIMINARY DATA SHEET

**MAS 35x9F**  
**MPEG Layer 2/3,**  
**AAC Audio Decoder,**  
**G.729 Annex A Codec**



---

**Contents**

| <b>Page</b> | <b>Section</b> | <b>Title</b>                                     |
|-------------|----------------|--|
| <b>5</b>    | <b>1.</b>      | <b>Introduction</b>                              |
| 6           | 1.1.           | Features   |
| 6           | 1.2.           | Features of the MAS 35x9F Family                 |
| 7           | 1.3.           | Application Overview                             |
| <b>8</b>    | <b>2.</b>      | <b>Functional Description</b>                    |
| 8           | 2.1.           | Overview   |
| 8           | 2.2.           | Architecture of the MAS 35x9F                    |
| 8           | 2.3.           | DSP Core   |
| 9           | 2.3.1.         | RAM and Registers                                |
| 9           | 2.3.2.         | Firmware and Software                            |
| 9           | 2.3.2.1.       | Internal Program ROM and Firmware, MPEG-Decoding |
| 9           | 2.3.2.2.       | Program Download Feature                         |
| 10          | 2.4.           | Audio Codec                                      |
| 10          | 2.4.1.         | A/D Converter and Microphone Amplifier           |
| 10          | 2.4.2.         | Baseband Processing                              |
| 10          | 2.4.2.1.       | Bass, Treble, and Loudness                       |
| 10          | 2.4.2.2.       | Micronas Dynamic Bass (MDB)                      |
| 10          | 2.4.2.3.       | Automatic Volume Control (AVC)                   |
| 10          | 2.4.2.4.       | Balance and Volume                               |
| 11          | 2.4.3.         | D/A Converters                                   |
| 11          | 2.4.4.         | Output Amplifiers                                |
| 11          | 2.5.           | Clock Management                                 |
| 11          | 2.5.1.         | DSP Clock  |
| 11          | 2.5.2.         | Clock Output At CLK0                             |
| 12          | 2.6.           | Power Supply Concept                             |
| 12          | 2.6.1.         | Power Supply Regions                             |
| 12          | 2.6.2.         | DC/DC Converters                                 |
| 13          | 2.6.3.         | Power Supply Configurations                      |
| 15          | 2.7.           | Battery Voltage Supervision                      |
| 15          | 2.8.           | Interfaces                                       |
| 15          | 2.8.1.         | I2C Control Interface                            |
| 15          | 2.8.2.         | S/PDIF Input Interface                           |
| 15          | 2.8.3.         | S/PDIF Output                                    |
| 15          | 2.8.4.         | Multiline Serial Audio Input (SDI, SDIB)         |
| 15          | 2.8.5.         | Multiline Serial Output (SDO)                    |
| 15          | 2.8.6.         | Parallel Input/Output Interface (PIO)            |
| 16          | 2.9.           | MPEG Synchronization Output                      |
| 16          | 2.10.          | Default Operation                                |
| 16          | 2.10.1.        | Stand-by Functions                               |
| 16          | 2.10.2.        | Power-Up of the DC/DC Converters and Reset       |
| 17          | 2.10.3.        | Control of the Signal Processing                 |
| 17          | 2.10.4.        | Start-up of the Audio Codec                      |
| 17          | 2.10.5.        | Power-Down                                       |

**Contents, continued**

| <b>Page</b> | <b>Section</b> | <b>Title</b>  |
|-------------|----------------|---|
| <b>18</b>   | <b>3.</b>      | <b>Controlling</b>  |
| 18          | 3.1.           | I <sup>2</sup> C Interface  |
| 18          | 3.1.1.         | Device Address  |
| 18          | 3.1.2.         | I <sup>2</sup> C Registers and Subaddresses                         |
| 19          | 3.1.3.         | Naming Convention   |
| 20          | 3.2.           | Direct Configuration Registers                                      |
| 20          | 3.2.1.         | Write Direct Configuration Registers                                |
| 20          | 3.2.2.         | Read Direct Configuration Register                                  |
| 23          | 3.3.           | DSP Core  |
| 23          | 3.3.1.         | Access Protocol   |
| 24          | 3.3.2.         | Data Formats  |
| 24          | 3.3.2.1.       | Run and Freeze (Codes 0 <sub>hex</sub> to 3 <sub>hex</sub> )        |
| 24          | 3.3.2.2.       | Read Register (Code A <sub>hex</sub> )                              |
| 24          | 3.3.2.3.       | Write Register (Code B <sub>hex</sub> )                             |
| 25          | 3.3.2.4.       | Read Memory (Codes C <sub>hex</sub> and D <sub>hex</sub> )          |
| 25          | 3.3.2.5.       | Short Read Memory (Codes C4 <sub>hex</sub> and D4 <sub>hex</sub> )  |
| 25          | 3.3.2.6.       | Write Memory (Codes E <sub>hex</sub> and F <sub>hex</sub> )         |
| 25          | 3.3.2.7.       | Short Write Memory (Codes E4 <sub>hex</sub> and F4 <sub>hex</sub> ) |
| 25          | 3.3.2.8.       | Clear SYNC Signal (Code 5 <sub>hex</sub> )                          |
| 26          | 3.3.2.9.       | Default Read  |
| 26          | 3.3.2.10.      | Fast Program Download (Code 6 <sub>hex</sub> )                      |
| 26          | 3.3.2.11.      | Serial Program Download   |
| 27          | 3.3.2.12.      | Read IC Version (Code 7 <sub>hex</sub> )                            |
| 27          | 3.3.3.         | List of DSP Registers   |
| 27          | 3.3.4.         | List of DSP Memory Cells  |
| 28          | 3.3.4.1.       | Application Selection and Application Running                       |
| 28          | 3.3.4.2.       | Application Specific Control  |
| 38          | 3.3.5.         | Ancillary Data  |
| 39          | 3.3.6.         | DSP Volume Control  |
| 39          | 3.3.7.         | Explanation of the G.729A Data Format                               |
| 40          | 3.4.           | Audio Codec Access Protocol   |
| 40          | 3.4.1.         | Write Codec Register  |
| 40          | 3.4.2.         | Read Codec Register   |
| 41          | 3.4.3.         | Codec Registers   |
| 47          | 3.4.4.         | Basic MDB Configuration   |
| <b>48</b>   | <b>4.</b>      | <b>Specifications</b>   |
| 48          | 4.1.           | Outline Dimensions  |
| 49          | 4.2.           | Pin Connections and Short Descriptions                              |
| 51          | 4.3.           | Pin Descriptions  |
| 51          | 4.3.1.         | Power Supply Pins   |
| 51          | 4.3.2.         | Analog Reference Pins   |
| 52          | 4.3.3.         | DC/DC Converters and Battery Voltage Supervision                    |
| 52          | 4.3.4.         | Oscillator Pins and Clocking  |
| 52          | 4.3.5.         | Control Lines   |
| 52          | 4.3.6.         | Parallel Interface Lines  |
| 52          | 4.3.6.1.       | PIO Handshake Lines   |

**Contents, continued**

| <b>Page</b> | <b>Section</b> | <b>Title</b>  |
|-------------|----------------|---|
| 52          | 4.3.7.         | Serial Input Interface (SDI)  |
| 52          | 4.3.8.         | Serial Input Interface B (SDIB)                                       |
| 52          | 4.3.9.         | Serial Output Interface (SDO)   |
| 53          | 4.3.10.        | S/PDIF Input Interface  |
| 53          | 4.3.11.        | S/PDIF Output Interface   |
| 53          | 4.3.12.        | Analog Input Interfaces   |
| 53          | 4.3.13.        | Analog Output Interfaces  |
| 53          | 4.3.14.        | Miscellaneous   |
| 54          | 4.4.           | Pin Configurations  |
| 55          | 4.5.           | Internal Pin Circuits   |
| 57          | 4.6.           | Electrical Characteristics  |
| 57          | 4.6.1.         | Absolute Maximum Ratings  |
| 58          | 4.6.2.         | Recommended Operating Conditions                                      |
| 62          | 4.6.3.         | Digital Characteristics   |
| 63          | 4.6.3.1.       | I <sup>2</sup> C Characteristics                                      |
| 64          | 4.6.3.2.       | Serial (I <sup>2</sup> S) Input Interface Characteristics (SDI, SDIB) |
| 65          | 4.6.3.3.       | Serial Output Interface Characteristics (SDO)                         |
| 67          | 4.6.3.4.       | S/PDIF Input Characteristics  |
| 68          | 4.6.3.5.       | S/PDIF Output Characteristics   |
| 69          | 4.6.3.6.       | PIO as Parallel Input Interface: DMA Mode                             |
| 70          | 4.6.3.7.       | PIO As Parallel Input Interface: Program Download Mode                |
| 71          | 4.6.3.8.       | PIO as Parallel Output Interface                                      |
| 72          | 4.6.4.         | Analog Characteristics  |
| 75          | 4.6.5.         | DC/DC Converter Characteristics                                       |
| 77          | 4.6.6.         | Typical Performance Characteristics                                   |
| 80          | 4.7.           | Typical Application in a Portable Player                              |
| 81          | 4.8.           | Recommended DC/DC Converter Application Circuit                       |
| <b>82</b>   | <b>5.</b>      | <b>Data Sheet History</b>   |

**License Notice**

The different members of the MAS 35x9F family require different licensing models. The license fee of the MP3 decoder will be paid by Micronas.

MPEG 2 AAC technology is developed in cooperation with Fraunhofer IIS (<http://www.iis.fhg.de>).

Supply of this implementation of AAC technology does not convey a license nor imply any right to use this implementation in any finished end-user or ready-to-use final product. An independant license for such use is required.  
contact: [aacla@dolby.com](mailto:aacla@dolby.com)

Supply of this implementation of G.729A technology does not convey a license nor imply any right to use this implementation in any finished end-user or ready-to-use final product. An independant license for such use is required. For information on such license agreement please contact:

Sipro Lab Telecom Inc.  
email: [patriciam@sipro.com](mailto:patriciam@sipro.com)  
<http://www.sipro.com>  
Fax: +1 (514) 737-2327

---

**MPEG Layer 2/3, AAC Audio Decoder,  
G.729 Annex A Codec**

**Release Note: Revision bars indicate significant changes to the previous edition. This data sheet applies to the MAS 35x9F version B4.**

**1. Introduction**

The MAS 35x9F is a single-chip, low-power MPEG layer 2/3 and MPEG2-AAC audio stereo decoder. It also contains the G.729 Annex A speech compression and decompression technology for use in memory-based or broadcast applications. Additional functionality is achievable via download software (e.g. CELP voice decoder, Micronas SC4 (ADPCM) encoder / decoder).

The MAS 35x9F decoding block accepts compressed digital data streams as serial bit streams, or in parallel format and provides serial PCM and S/PDIF output of decompressed audio. In addition to the signal processing function, the IC incorporates a high-performance stereo D/A converter, headphone amplifiers, a stereo A/D converter, a microphone amplifier, and two DC/DC converters.

Thus, the MAS 35x9F provides a true '**ALL-IN-ONE**' solution that is ideally suited for highly optimized memory based portable music players with integrated speech recording and playback function.

In MPEG 1 (ISO 11172-3), three hierarchical layers of compression have been standardized. The most sophisticated and complex, layer 3, allows compression rates of approximately 12:1 for mono and stereo signals while still maintaining CD audio quality. Layer 2 (widely used in e.g. in DVD) achieves a compression of 8:1 without significant losses in audio quality.

The MAS 35x9F supports the 'Advanced Audio Coding' (AAC) that is defined as a part of MPEG 2. AAC provides compression rates up to 16:1. It defines several profiles for different applications. This IC decodes the 'low complexity profile' that is especially optimized for portable applications.

The MAS 35x9F also implements a voice encoder and decoder that is compliant to the ITU Standard G.729 Annex A.

SC4 is a proprietary Micronas speech codec technology that can be downloaded to the MAS 35x9F to allow recording and playing back speech at various sampling rates.

## 1.1. Features

### Firmware

- MPEG 1/2 layer 2 and layer 3 decoder
- Extension to MPEG 2 layer 3 for low sampling rates (“MPEG 2.5”)
- Extraction of MPEG Ancillary Data
- MPEG 2 AAC<sup>1)</sup> decoder (low complexity profile)
- Micronas G.729 Annex A speech compression and decompression<sup>1)</sup>
- Master or slave clock operation
- Adaptive bit rates (bit rate switching)
- Intelligent power management (processor clock is dependent on sampling frequencies)
- SDMI-compliant security technology
- Stereo channel mixer
- Bass, treble, and loudness function
- Micronas Dynamic Bass (MDB)
- Automatic Volume Control (AVC)

### Interfaces

- 2 serial asynchronous interfaces for bit streams and uncompressed digital audio
- Parallel handshake bit stream input
- Serial audio output via I<sup>2</sup>S and related formats
- S/PDIF data input and output
- Controlling via I<sup>2</sup>C interface

### Hardware Features

- Two independent embedded DC/DC converters (e.g. for DSP and flash RAM supply)
- Low DC/DC converter start-up voltage (0.9 V)
- DC converter efficiency up to 95%
- Battery voltage monitor
- Low supply voltage down to 2.5 V
- Low power dissipation down to 70 mW
- High-performance RISC DSP core
- On-chip crystal oscillator
- Hardware power management and power-off functions
- Microphone amplifier
- Stereo A/D converter for FM/AM-radio and speech input
- CD quality stereo D/A converter
- Headphone amplifier
- Noise and power-optimized volume
- External clock or crystal frequency of 13...28 MHz
- Standby current < 10 µA

## 1.2. Features of the MAS 35x9F Family

| Feature               | 3509 | 3519 | 3529 | 3539 | 3549 | 3559 |
|-----------------------|------|------|------|------|------|------|
| Layer 3 Decoder       | X    | X    | X    | X    |      |      |
| G.729 Encoder/Decoder | X    | X    |      |      | X    |      |
| AAC Decoder           | X    |      | X    |      |      | X    |


<sup>1)</sup> See license note on page 4

### 1.3. Application Overview

The following block diagram shows an example application for the MAS 35x9F in a portable audio player device. Besides a simple controller and the external flash memories, all required components are integrated in the MAS 35x9F. The MAS 35x9F supports both speech and radio quality audio encoding, as well as compressed-audio decoding tasks.

Fig. 1–1 depicts a portable audio application that is power optimized. The two embedded DC/DC converters of the MAS 35x9F generate optimum power supply voltages for the DSP core and also for state-of-the art flash memories that typically require 2.7 to 3.3 V supply.

The performance of the DC/DC converters reaches efficiencies up to 95%.



**Fig. 1–1:** Example application for the MAS 35x9F in a portable audio player device

## 2. Functional Description

### 2.1. Overview

The MAS 35x9F is intended for use in portable consumer audio applications. It receives parallel or serial data streams and decodes MPEG Layer 2 and 3 (including the low sampling frequency extensions) and MPEG 2 AAC. A low bit-rate speech codec compliant to the ITU Standard G.729 Annex A is integrated. Additional downloadable software modules (SDMI, other audio/speech encoders/decoders) are available on request.

### 2.2. Architecture of the MAS 35x9F

The hardware of the MAS 35x9F consists of a high-performance RISC Digital Signal Processor (DSP), and appropriate interfaces. A hardware overview of the IC is shown in Fig. 2–1.

### 2.3. DSP Core

The internal processor is a dedicated DSP for advanced audio applications.




Fig. 2–1: The MAS 35x9F architecture



### 2.3.1. RAM and Registers

The DSP core has access to two RAM banks denoted D0 and D1. All RAM addresses can be accessed in a 20-bit or a 16-bit mode via I<sup>2</sup>C bus. For fast access of internal DSP states the processor core has an address space of 256 data registers which also can be accessed via I<sup>2</sup>C bus. For more details, please refer to Section 3.3. on page 24.

### 2.3.2. Firmware and Software

#### 2.3.2.1. Internal Program ROM and Firmware, MPEG-Decoding

The firmware implemented in the program ROM of the MAS 35x9F provides MPEG 1/2 Layer 2, MPEG 1/2/2.5 Layer 3 and MPEG 2 AAC-decoding as well as a G.729 encoder and decoder.

The DSP operating system starts the firmware in the “Application Selection Mode”. By setting the appropriate bit in the Application Select memory cell (see Table 3–8 on page 29), the MPEG audio decoder or the G.729 Codec can be activated.

The MPEG decoder provides an automatic standard detection mode. If all MPEG audio decoders are

selected, the Layer 2, Layer 3 or AAC bit stream is recognized and decoded automatically.

To add/remove MPEG layers while running in MPEG decoding mode (e.g. Layer 2, Layer 3 (0x0c) to Layer 2, Layer 3, AAC (0x1c)), the application selection has to be reset before writing the new value.

For general control purposes, the operation system provides a set of I<sup>2</sup>C instructions that give access to internal DSP registers and memory areas.

An auxiliary digital volume control and mixer matrix is applied to the digital stereo audio data. This matrix is capable of performing the balance control and a simple kind of stereo basewidth enhancement. All four factors LL, LR, RL, and RR are adjustable, please refer to Fig. 3–3 on page 39.

#### 2.3.2.2. Program Download Feature

The standard functions of the MAS 35x9F can be extended or substituted by downloading up to 4 kWords (1 Word = 20 bits) of program code and additionally up to 4 kWords of coefficients into the internal RAM.




Fig. 2–2: Encoder signal flow




Fig. 2–3: Decoder signal flow

2.4. Audio Codec

A sophisticated set of audio converters and sound features has been implemented to comply with various kinds of operating environments that range up to high-end equipment (see Fig. 2–4).




Fig. 2–4: Signal flow block diagram of Audio Codec

2.4.1. A/D Converter and Microphone Amplifier

A pair of A/D converters is provided for recording or loop-through purposes. In addition, a microphone amplifier including voltage supply function for an electret type microphone has been integrated.

2.4.2. Baseband Processing

The several baseband functions are applied to the digital audio signal immediately before D/A conversion.

2.4.2.1. Bass, Treble, and Loudness

Standard baseband functions such as bass, treble, and loudness are provided (refer to Table 3–15 for details).

2.4.2.2. Micronas Dynamic Bass (MDB)

The Micronas Dynamic Bass system (MDB) was developed to extend the frequency range of loudspeakers or headphones below the cutoff frequency of the speakers. In addition to dynamically amplifying the low frequency bass signals, the MDB exploits the psychoacoustic phenomenon of the ‘missing fundamental’. Adding harmonics of the frequency components below the cutoff frequency gives the impression of actually hearing the low frequency fundamental, while at the same time retaining the loudness of the original signal. Due to the parametric implementation of the MDB, it can be customized to create different bass effects and adapted to various loudspeaker characteristics (see Section 3.4.4. and Table 3–15).

2.4.2.3. Automatic Volume Control (AVC)

In a collection of tracks from different sources fairly often the average volume level varies. Especially in a noisy listening environment the user must adjust the volume to achieve a comfortable listening enjoyment. The Automatic Volume Correction (AVC) solves this problem by equalizing the volume level.

To prevent clipping, the AVC's gain decreases quickly in dynamic boost conditions. To suppress oscillation effects, the gain increases rather slowly for low level inputs. The decay time is programmable by means of the AVC register (see Table 3–15 on page 41).

For input levels of -18 dBr to 0 dBr, the AVC maintains a fixed output level of -9 dBr. Fig. 2–5 shows the AVC output level versus its input level. For volume and baseband registers set to 0 dB, a level of 0 dBr corresponds to full scale input/output.




Fig. 2–5: Simplified AVC characteristics

2.4.2.4. Balance and Volume


To minimize quantization noise, the main volume control is automatically split into a digital and an analog part. The volume range is -114...+12 dB with an additional mute position. A balance function is provided.

### 2.4.3. D/A Converters

A pair of Micronas' unique multibit sigma-delta D/A converters is used to convert the audio data with high linearity and a superior S/N. In order to attenuate high-frequency noise caused by noise-shaping, internal low-pass filters are included. They require additional external capacitors between pins FILTx and OUTx (see Section 4.7. on page 80).

### 2.4.4. Output Amplifiers

The integrated output amplifiers are capable of directly driving stereo headphones or loudspeakers of 16...32  $\Omega$  impedance via 22- $\Omega$  series resistors. If more output power is required, the right output signal can be inverted and a single loudspeaker can be connected as a bridge between pins OUTL and OUTR. In this case for optimized power the source should be set to mono.



**Fig. 2–6:** Bridge operation mode

## 2.5. Clock Management

The MAS 35x9F is driven by a single crystal-controlled clock with a frequency of 18.432 MHz. It is possible to drive the MAS 35x9F with other reference clocks. In this case, the nominal crystal frequency must be written into memory location D0:348. The crystal clock acts as a reference for the embedded synthesizer that generates the internal clock.

For compressed audio data reception, the MAS 35x9F may act either as the clock master (Demand Mode) or as a slave (Broadcast Mode) as defined by bit[1] in IOControlMain memory cell (see Table 3–9 on page 30). In both modes, the output of the clock synthesizer depends on the sample rate of the decoded data stream as shown in Table 2–1.

In the BROADCAST MODE (PLL on), the incoming audio data controls the clock synthesizer via a PLL.

In the DEMAND MODE (PLL off) the MAS 35x9F acts as the system master clock. The data transfer is triggered by a demand signal at pin EOD.

### 2.5.1. DSP Clock

The DSP clock has separate divider. In order to reduce the power consumption, it is set to the lowest acceptable rate of the synthesizer clock which is capable to allow the processor core to perform all tasks.

### 2.5.2. Clock Output At CLKO

If the DSP or audio codec functions are enabled (bits[11] or [10] in the Control Register at I<sup>2</sup>C subaddress 6A<sub>hex</sub>), the reference clock at pin CLKO is derived from the synthesizer clock.

Dependent on the sample rate of the decoded signal a scaler is applied which automatically divides the clock-out by 1, 2, or 4, as shown in Table 2–1. An additional division by 2 may be selected by setting bit[17] of the OutClkConfig memory cell (see Table 3–9 on page 30). The scaler can be disabled by setting bit[8] of this cell.

The controlling at OutClkConfig is only possible as long as the DSP is operational (bit[10] of the Control Register). Settings remain valid if the DSP is disabled by clearing bit[10].

**Table 2–1:** Settings of bits[8] and [17] in OutClkConfig and resulting CLKO output frequencies

| $f_s$ /kHz | Output Frequency at CLKO/MHz |                                  |         |  |         |
|------------|------------------------------|----------------------------------|---------|--|---------|
|            | Synth. Clock<br>bit[8]=1     | Scaler On<br>bit[8]=0, bit[17]=0 |         | Scaler Plus<br>Extra Division<br>bit[8]=0, bit[17]=1 |         |
| 48         | 24.576                       | 512· $f_s$                       | 24.576  | 256· $f_s$   | 12.288  |
| 44.1       | 22.5792                      |                                  | 22.5792 |  | 11.2896 |
| 32         | 24.576                       | 768· $f_s$                       | 24.576  | 384· $f_s$   | 12.288  |
| 24         |                              | 512· $f_s$                       | 12.288  | 256· $f_s$   | 6.144   |
| 22.05      | 22.5792                      |                                  | 11.2896 |  | 5.6448  |
| 16         | 24.576                       | 768· $f_s$                       | 12.288  | 384· $f_s$   | 6.144   |
| 12         |                              | 512· $f_s$                       | 6.144   | 256· $f_s$   | 3.072   |
| 11.025     | 22.5792                      |                                  | 5.6448  |  | 2.8224  |
| 8          | 24.576                       | 768· $f_s$                       | 6.144   | 384· $f_s$   | 3.072   |

## 2.6. Power Supply Concept

The MAS 35x9F has been designed for minimal power dissipation. In order to optimize the battery management in portable players, two DC/DC converters have been implemented to supply the complete portable audio player with regulated voltages.

### 2.6.1. Power Supply Regions

The MAS 35x9F has five power supply regions.

The VDD/VSS pin pair supplies all digital parts including the DSP core, the XVDD/XVSS pin pair is connected to the digital signal pin output buffers, the AVDD0/AVSS0 supply is for the analog output amplifiers, AVDD1/AVSS1 for all other analog circuits like clock oscillator, PLL circuits, system clock synthesizer and A/D and D/A converters. The I<sup>2</sup>C interface has an own supply region via pin I2CVDD. Connecting this to the microcontroller supply assures that the I<sup>2</sup>C bus always works as long as the microcontroller is alive so that the operating modes can be selected.

Beside these regions, the DC/DC converters have start-up circuits of their own which get their power via pin VSENSx.

### 2.6.2. DC/DC Converters

The MAS 35x9F has two embedded high-performance step-up DC/DC converters with synchronous rectifiers to supply both the DSP core itself and external circuitry such as a controller or flash memory at two different voltage levels. An overview is given in Fig. 2–7 on page 13.

The DC/DC converters are designed to generate an output voltage between 2.0 V and 3.5 V which can be programmed separately for each converter via the I<sup>2</sup>C interface (see table 3.3). Both converters are of bootstrapped type allowing to start up from a voltage down to 0.9 V for use with a single battery or NiCd/NiMH cell. The default output voltages are 3.0 V. Both converters are enabled with a high level at pin DCEN and enabled/disabled by the I<sup>2</sup>C interface.

The MAS 35x9F DC/DC converters feature a constant-frequency, low noise pulse width modulation (PWM) mode and a low quiescent current, pulse frequency modulation (PFM) mode for improved efficiencies at low current loads. Both modes – PWM or PFM – can be selected independently for each converter via I<sup>2</sup>C interface. The default mode is PWM.

In PWM mode the switching frequency of the power-MOSFET-switches is derived from the crystal oscillator. Switching harmonics generated by constant frequency operation are consistent and predictable.

When the audio codec is enabled the switching frequency of the converters is synchronised to the audio codec clock to avoid interferences into the audio band. The actual switching frequency can be selected via the I<sup>2</sup>C-interface between 300 kHz and 580 kHz (for details see DCFR Register in Table 3–3 on page 21).

In PFM operation mode the switching frequency is controlled by the converters themselves, it will be just high enough to service the output load thus resulting in the best possible efficiency at low current loads. PFM mode does not need a clock signal from the crystal oscillator. If both converters do not use the PWM-mode, the crystal clock will be shut down as long it is not needed from other internal blocks.

The synchronous rectifier bypasses the external Schottky diode to reduce losses caused by the diode forward voltage providing up to 5% efficiency improvement. By default, the P-channel synchronous rectifier switch is turned on when the voltage at pin(s) DCSON exceeds the converter's output voltage at pin(s) VSENSn and turns off when the inductor current drops below a threshold. If one or both converters are disabled, the corresponding P-channel switch will be turned on, connecting the battery voltage to the DC/DC converters output voltage at pin VSENSn. However, it is possible to individually disable both synchronous rectifier switches by setting the corresponding bits (bit[8] and [0] in DCCF-register).

If both DC/DC-converters are off, a high signal may be applied at pin DCEN. This will start the converters in their default mode (PWM with 3.0 V output voltage). The PUP signal will change from low to high when both converters have reached their nominal output voltage and will return to low when both converters output voltages have dropped 200 mV below their programmed output voltage. The signal at pin PUP can be used to control the reset of an external microcontroller (see Section 2.10.2. on page 16 for details on start up procedure).

If only DC/DC-converter 1 is used, the output of the unused converter 2 (VSENS2) must be connected to the output of converter 1 (VSENS1) to make the PUP signal work properly. Also, if a DC/DC-converter is not used (no inductor connected), the pin DCSON must be left vacant.

### 2.6.3. Power Supply Configurations

One of the following supply configurations may be used:


- Power-optimized solution (recommended operation). DC/DC 1 (e.g. 2.5 V) drives the MAS 35x9F DSP and the audio circuitry, DC/DC 2 (e.g. 2.7 V) supplies controller and flash (see Fig. 2–8 on page 14)
- Volume-optimized solution. DC/DC 1 (e.g. 2.7 V) supplies controller, flash and MAS 35x9F audio parts, DC/DC 2 generates e.g. 2.5 V for the MAS 35x9F DSP (see Fig. 2–9 on page 14).
- Minimized external components. DC/DC 1 operates on e.g. 2.7 V and feeds all components, DC/DC 2 remains off (see Fig. 2–10 on page 14).

- External power supply. All components are powered by an external source, no DC/DC converter is used (see Fig. 2–11 on page 14).

If DC/DC converter 1 is used, it must supply the analog circuits (pins AVDD0, AVDD1) of the MAS 35x9F.

If only one DC/DC converter is required, DC/DC1 must be used. Pin DCSO2 must be left vacant, pin VSNS2 should be connected to pin VSNS1.

If the DC/DC converters are not used, pin DCEN must be connected to VSS, DCSOx must be left vacant.



**Fig. 2–7:** DC/DC converter overview. The DCEN input must be connected to pin I2CVDD via the start-up push button.




Fig. 2-8: Solution 1: Power-optimized




Fig. 2-10: Solution 3: Minimized components




Fig. 2-9: Solution 2: Volume-optimized




Fig. 2-11: Solution 4: External power supply

## 2.7. Battery Voltage Supervision

A battery voltage supervision circuit (at pin VBAT) is provided which is independent of the DC/DC converters. It can be programmed to supervise one or two battery cells. The voltage is measured by subsequently setting a series of voltage thresholds and checking the respective comparison result in register 77<sub>hex</sub>.

## 2.8. Interfaces

The MAS 35x9F uses an I<sup>2</sup>C control interface, a serial input interface for MPEG bit streams, and digital audio output interfaces for the decoded audio data (I<sup>2</sup>S and S/PDIF). S/PDIF input is available after Software download. A parallel I/O interface (PIO) may be used for fast data exchange.

### 2.8.1. I<sup>2</sup>C Control Interface

For controlling and program download purposes, a standard I<sup>2</sup>C slave interface is implemented. A detailed description of all functions can be found in Section 3.

### 2.8.2. S/PDIF Input Interface

The S/PDIF interface receives a one-wire serial bus signal. In addition to the signal input pin SPD11/SPD12, a reference pin SPD1R is provided to support balanced signal sources or twisted pair transmission lines.

The synchronization time on the input signal is < 50 ms.

S/PDIF input is not supported for MPEG 1/2 Layer 2/3 and MPEG 2 AAC.

Micronas has developed a download software for flexible usage of the S/PDIF I/O and SDI/SDO interfaces. It is described in Download Software Supplement I2SPDIF (6251-505-1PDS).

### 2.8.3. S/PDIF Output

The S/PDIF output of the baseband audio signals is implemented at pin SPDO since version B4.

The channel status bits can be set as described in Table 3–9.

### 2.8.4. Multiline Serial Audio Input (SDI, SDIB)

There are two multiline serial audio input interfaces (SDI, SDIB) each consisting of the three pins SI(B)C, SI(B)I, and SI(B)D. The standard firmware only supports SDIB for bit-stream signals, while PCM-inputs should be routed to SDI.

The interfaces can be configured as continuous bit-stream or word-oriented inputs. For the MPEG bit streams, the word strobe pin SIBI must always be connected to V<sub>SS</sub>; bits must be sent MSB first as created by the encoder.

If the download software (refer to Download Software Supplement I2SPDIF (6251-505-1PDS)) is used, the interface acts as an I<sup>2</sup>S-type with SI(B)I as a word-strobe for PCM data.

In case of the Demand Mode (see Section 2.5.), the signal clock coming from the data source must be higher than the nominal data transmission rate (e.g. 128 kbit/s). Pin EOD is used to interrupt the data flow whenever the input buffer of the MAS 35x9F is filled.

For controlling details, please refer to Table 3–9 on page 30.

### 2.8.5. Multiline Serial Output (SDO)

The serial audio output interface of the MAS 35x9F is a standard I<sup>2</sup>S-like interface consisting of the data lines SOD, the word strobe SOI and the clock signal SOC. It is possible to choose between two standard interface configurations (16-bit data words with word strobe time offset or 32-bit data words with inverted SOI-signal).

If the serial output generates 32 bits per audio sample, only the first 20 bits will carry valid audio data. The 12 trailing bits are set to zero by default.


### 2.8.6. Parallel Input/Output Interface (PIO)

The parallel interface of the MAS 35x9F consists of the 8 data lines PI12...PI19 (MSB) and the control lines PCS, PR, PRTR, PRTW, and EOD. It can be used for data exchange with an external memory, for fast program download and for other special purposes as defined by the DSP software.

For MPEG-data input, the PIO interface is activated by setting bits[9] and [8] in D0:346 to 01. For the handshake protocol, please refer to Section 4.6.3.6. on page 69.

## 2.9. MPEG Synchronization Output

The signal at pin SYNC is set to '1' after the internal decoding for the MPEG header has been finished for one frame. The rising edge of this signal can be used as an interrupt input for the controller that triggers the read out of the control information and ancillary data. As soon as the MAS 35x9F has received the SYNC reset command (see Section 3.3.2.8. on page 26), the SYNC signal is cleared. If the controller does not issue a reset command, the SYNC signal returns to '0' as soon as the decoding of the next MPEG frame is started. MPEG status and ancillary data become invalid until the frame is completely decoded and the signal at pin SYNC rises again. The controller must have finished reading all MPEG information before it becomes invalid. The MPEG Layer 2/3 frame lengths are given in Table 2–2. AAC has no fixed frame length.



**Fig. 2–12:** Schematic timing of the signal at pin SYNC. The signal is cleared at  $t_{\text{read}}$  when the controller has issued a Clear SYNC Signal command (see Section 3.3.2.8. on page 26). If no command is issued, the signal returns to '0' just before the decoding of the next MPEG frame.

**Table 2–2:** Frame length in MPEG Layer 2/3

| $f_s/\text{kHz}$ | Frame Length Layer 2 | Frame Length Layer 3 |
|------------------|----------------------|----------------------|
| 48               | 24 ms                | 24 ms                |
| 44.1             | 26.12 ms             | 26.12 ms             |
| 32               | 36 ms                | 36 ms                |
| 24               | 24 ms                | 24 ms                |
| 22.05            | 26.12 ms             | 26.12 ms             |
| 16               | 36 ms                | 36 ms                |
| 12               | not available        | 48 ms                |
| 11.025           | not available        | 52.24 ms             |
| 8                | not available        | 72 ms                |

## 2.10. Default Operation

This sections refers to the standard operation mode “power-optimized solution” (see Section 2.6.3.).

### 2.10.1. Stand-by Functions

After applying the battery voltage, the system will remain stand-by, as long as the DCEN pin level is kept low. Due to the low stand-by current of CMOS circuits, the battery may remain connected to DCSON/VSENSn at all times.

### 2.10.2. Power-Up of the DC/DC Converters and Reset

The battery voltage must be applied to pin DCSON via the 22- $\mu\text{H}$  inductor and, furthermore, to the sense pin VSENSn via a Schottky diode (see Fig. 2–7 on page 13).

For start-up, the pin DCEN must be connected via an external “start” push button to the I2CVDD supply, which is equivalent to the battery supply voltage (> 0.9 V) at start-up.

The supply at DCEN must be applied until the DC/DC converters have started up (signal at pin PUP) and then removed for normal operation.

As soon as the output voltage at VSENSn reaches the default voltage monitor reset level of 3.0 V, the respective internal PUPn bit will be set. When both PUPn bits are set, the signal at pin PUP will go high and can be used to start and reset the microcontroller.

Before transmitting any I<sup>2</sup>C commands, the controller must issue a power-on reset to pin POR. The separate supply pin I2CVDD assures that the I<sup>2</sup>C interface works independently of the DSP or the audio codec. Now the desired supply voltage can be programmed at I<sup>2</sup>C subaddress 76<sub>hex</sub>.

The signal at pin PUP will return to low only when both PUPn flags (I<sup>2</sup>C subaddress 76<sub>hex</sub>) have returned to zero. Care must be taken when changing both DC/DC output voltages to higher values. In this case, both output voltages are momentarily insufficient to keep the PUPn flags up; the resulting dip in the signal at the PUP pin may in turn reset the microcontroller. To avoid this condition, only one DC/DC output voltage should be changed at a time. Before modifying the second voltage, the microcontroller must wait for the PUPn flag of the first voltage to be set again.

If only DC/DC converter 1 is used, the reference voltage of the second unused should be set to a lower value than that of converter 1 and its pin VSENS2 should be connected to VDD.



The operating mode (pulse width modulation or pulse frequency modulation) are controlled at I<sup>2</sup>C subaddress 76<sub>hex</sub>, the operating frequency at I<sup>2</sup>C subaddress 77<sub>hex</sub>.

### 2.10.3. Control of the Signal Processing

Before starting the DSP, the controller should check for a sufficient voltage supply (respective flag PUPn at I<sup>2</sup>C subaddress 76<sub>hex</sub>). The DSP is enabled by setting the appropriate bit in the Control register (I<sup>2</sup>C subaddress 6A<sub>hex</sub>). The nominal frequency of the crystal oscillator must be written into D0:348. After an initialization phase of 5 ms, the DSP data registers can be accessed via I<sup>2</sup>C.

Input and output control is performed via memory location D0:346 and D0:347. The serial input interface SDIB is the default. The decoded audio can be routed to either the S/PDIF, the SDO and the analog outputs. The output clock signal at pin CLKO is defined in D0:349.

All changes in the D0-memory cells become effective synchronously upon setting the LSB of Main I/O Control (see Table 3–9 on page 30). Therefore, this cell should always be written at last.

The digital volume control (see Table 3–9 on page 30) is applied to the output signal of the DSP. The decoded audio data will be available at the SPDO output interface in the next version.

The DSP does not have to be started if its functions are not needed, e.g. for routing audio via the A/D and the D/A converters through the codec part of the IC.

### 2.10.4. Start-up of the Audio Codec

Before enabling the audio codec, the controller should check for a sufficient voltage supply (respective flag PUPn at I<sup>2</sup>C subaddress 76<sub>hex</sub>).

The audio codec is enabled by setting the appropriate bit at the Control register (I<sup>2</sup>C subaddress 6A<sub>hex</sub>). After an initialization phase of 5 ms, the DSP data registers can be accessed via I<sup>2</sup>C. The A/D and the D/A converters must be switched on explicitly (register 00 00<sub>hex</sub> at I<sup>2</sup>C subaddress 6C<sub>hex</sub>). The D/A converters may either accept data from the A/D converters or the output of the DSP, or a mix of both<sup>1)</sup> (register 00 06<sub>hex</sub> and 00 07<sub>hex</sub> at I<sup>2</sup>C subaddress 6C<sub>hex</sub>). Finally, an appropriate output volume (register 00 10<sub>hex</sub> at I<sup>2</sup>C subaddress 6C<sub>hex</sub>) must be selected.

### 2.10.5. Power-Down

All analog outputs should be muted and the A/D and the D/A converters must be switched off (register 00 10<sub>hex</sub> and 00 00<sub>hex</sub> at I<sup>2</sup>C subaddress 6C<sub>hex</sub>). The DSP and the audio codec must be disabled (clear DSP\_EN and CODEC\_EN bits in the Control register, I<sup>2</sup>C subaddress 6A<sub>hex</sub>). By clearing both DC/DC enable flags in the Control register (I<sup>2</sup>C subaddress 6A<sub>hex</sub>), the microcontroller can power down the complete system.

<sup>1)</sup> mixer available in version A2 and later; in version A1, please use selector 00 0F<sub>hex</sub>.

### 3. Controlling

#### 3.1. I<sup>2</sup>C Interface

Controlling between the MAS 35x9F and the external controller is done via an I<sup>2</sup>C slave interface.

##### 3.1.1. Device Address

The device addresses are 3C/3E<sub>hex</sub> (device write “DW”) and 3D/3F<sub>hex</sub> (device read, “DR”) as shown in Table 3–1. The device address pair 3C/3D<sub>hex</sub> applies if the DVS pin is connected to VSS, the device address pair 3E/3F<sub>hex</sub> applies if the DVS pin is connected to I2CVDD.

**Table 3–1:** I<sup>2</sup>C device address

| A7 | A6 | A5 | A4 | A3 | A2 | A1  | W/R |
|----|----|----|----|----|----|-----|-----|
| 0  | 0  | 1  | 1  | 1  | 1  | DVS | 0/1 |

I<sup>2</sup>C clock synchronization is used to slow down the interface if required.

##### 3.1.2. I<sup>2</sup>C Registers and Subaddresses

The interface uses one level of subaddresses. The MAS 35x9F interface has 7 subaddresses allocated for the corresponding I<sup>2</sup>C registers. The registers can be divided into three categories as shown in Table 3–2.

The address 6A<sub>hex</sub> is used for basic control, i.e. reset and task select. The other addresses are used for data transfer from/to the MAS 35x9F.

The I<sup>2</sup>C registers of the MAS 35x9F are 16 bits wide, the MSB is denoted as bit[15]. Transmissions via I<sup>2</sup>C bus have to take place in 16-bit words (two byte transfers, MSB sent first); thus, for each register access, two 8-bit data words must be sent/received via I<sup>2</sup>C bus.

**Table 3–2:** I<sup>2</sup>C subaddresses

| Sub-address (hex)           | I <sup>2</sup> C-Register Name | Function   |
|-----------------------------|--------------------------------|--|
| <b>Direct Configuration</b> |                                |  |
| 6A                          | CONTROL                        | Controller writes to MAS 35x9F CONTROL register          |
| 76                          | DCCF                           | Controller writes to first DC/DC configuration register  |
| 77                          | DCFR                           | Controller writes to second DC/DC configuration register |
| <b>DSP Core Access</b>      |                                |  |
| 68                          | data_write                     | Controller writes to MAS 35x9F DSP                       |
| 69                          | data_read                      | Controller reads from MAS 35x9F DSP                      |
| <b>Codec Access</b>         |                                |  |
| 6C                          | codec_write                    | Controller writes to MAS 35x9F codec register            |
| 6D                          | codec_read                     | Controller reads from MAS 35x9F codec register           |



### 3.2. Direct Configuration Registers

The task selection of the DSP and the DC/DC converters are controlled in the direct configuration registers CONTROL, DCCF, and DCFR.

#### 3.2.1. Write Direct Configuration Registers

|   |    |   |   |          |   |       |   |       |   |   |
|---|----|---|---|----------|---|-------|---|-------|---|---|
| S | DW | W | A | subaddr. | A | d3,d2 | A | d1,d0 | A | P |
|---|----|---|---|----------|---|-------|---|-------|---|---|

The write protocol for the direct configuration registers only consists of device address, subaddress and one 16-bit data word.

#### 3.2.2. Read Direct Configuration Register

|   |    |   |   |          |   |       |    |       |   |   |  |
|---|----|---|---|----------|---|-------|----|-------|---|---|--|
| S | DW | W | A | subaddr. | A | S     | DR | W     | A |   |  |
|   |    |   |   |          |   | d3,d2 | A  | d1,d0 | N | P |  |

To check the PUP1 and PUP2 power-up flags, it is necessary to read back the content of the direct configuration registers.

**Table 3–3:** Direct configuration registers

| I <sup>2</sup> C Sub-address (hex)          | Function  | Name                                  |       |                                       |    |       |                       |    |       |               |    |       |               |    |          |          |         |
|---|---|---------------------------------------|-------|---------------------------------------|----|-------|-----------------------|----|-------|---------------|----|-------|---------------|----|----------|----------|---------|
| 6A  | <p><b>Control Register</b> (reset value = 3000<sub>hex</sub>)</p> <p>bit[15:14] Analog supply voltage range</p> <table> <tr> <td>Code</td><td>AGNDC</td><td>recommended for voltage range of AVDD</td></tr> <tr> <td>00</td><td>1.1 V</td><td>2.0 ... 2.4 V (reset)</td></tr> <tr> <td>01</td><td>1.3 V</td><td>2.4 ... 3.0 V</td></tr> <tr> <td>10</td><td>1.6 V</td><td>3.0 ... 3.6 V</td></tr> <tr> <td>11</td><td>reserved</td><td>reserved</td></tr> </table> <p>Higher voltage ranges permit higher output levels and thus a better signal-to-noise ratio.</p> <p>bit[13] Enable DC/DC 2 (reset=1)<br/> bit[12] Enable DC/DC 1 (reset=1)</p> <p>Both DC/DC converters are switched on by default with DCEN = high (1).</p> <p>bit[11] Enable and reset audio codec<br/> bit[10] Enable and reset DSP core</p> <p>For normal operation (MPEG-decoding and D/A conversion), both, the DSP core and the audio codec have to be enabled after the power-up procedure. The DSP can be left off if an audio signal is routed from the analog inputs to the analog outputs (set bit[15] in codec register 00 0F<sub>hex</sub>). The audio codec can be left off if the DSP uses digital inputs and outputs only.</p> <p>bit[9] Reset codec<br/> bit[8] Reset DSP core</p> <p>bit[7] Enable crystal input clock divider of 1.5 (extended range up to 28 MHz)<sup>1)</sup></p> <p>bit[6:0] Reserved, must be set to zero</p> | Code                                  | AGNDC | recommended for voltage range of AVDD | 00 | 1.1 V | 2.0 ... 2.4 V (reset) | 01 | 1.3 V | 2.4 ... 3.0 V | 10 | 1.6 V | 3.0 ... 3.6 V | 11 | reserved | reserved | CONTROL |
| Code  | AGNDC   | recommended for voltage range of AVDD |       |                                       |    |       |                       |    |       |               |    |       |               |    |          |          |         |
| 00  | 1.1 V   | 2.0 ... 2.4 V (reset)                 |       |                                       |    |       |                       |    |       |               |    |       |               |    |          |          |         |
| 01  | 1.3 V   | 2.4 ... 3.0 V                         |       |                                       |    |       |                       |    |       |               |    |       |               |    |          |          |         |
| 10  | 1.6 V   | 3.0 ... 3.6 V                         |       |                                       |    |       |                       |    |       |               |    |       |               |    |          |          |         |
| 11  | reserved  | reserved                              |       |                                       |    |       |                       |    |       |               |    |       |               |    |          |          |         |
| <sup>1)</sup> refer to Table 4–2 on page 59 |   |                                       |       |                                       |    |       |                       |    |       |               |    |       |               |    |          |          |         |

**Table 3–3:** Direct configuration registers, continued

| I <sup>2</sup> C Sub-address (hex)  | Function  | Name |
|---|---|------|
| 76  | <b>DCCF Register</b> (reset = 5050 <sub>hex</sub> )           | DCCF |
|   | <b>DC/DC Converter 2</b>                                      |      |
|   | bit[15]      PUP2: Voltage monitor 2 flag (readback)          |      |
|   | bit[14:11]    Converter 2 output voltage with respect to VREF |      |
|   | Code          Nominal          set level          reset level |      |
|   | output volt.    of PUP2          of PUP2                      |      |
|   | 1111          3.5 V          3.4 V          3.3 V             |      |
|   | 1110          3.4 V          3.3 V          3.2 V             |      |
|   | 1101          3.3 V          3.2 V          3.1 V             |      |
|   | 1100          3.2 V          3.1 V          3.0 V             |      |
|   | 1011          3.1 V          3.0 V          2.9 V             |      |
|   | 1010          3.0 V          2.9 V          2.8 V (reset)     |      |
|   | 1001          2.9 V          2.8 V          2.7 V             |      |
|   | 1000          2.8 V          2.7 V          2.6 V             |      |
|   | 0111          2.7 V          2.6 V          2.5 V             |      |
|   | 0110          2.6 V          2.5 V          2.4 V             |      |
|   | 0101          2.5 V          2.4 V          2.3 V             |      |
| 0100 <sup>1)</sup> 2.4 V          2.3 V          2.2 V  |   |      |
| 0011 <sup>1)</sup> 2.3 V          2.2 V          2.1 V  |   |      |
| 0010 <sup>1)</sup> 2.2 V          2.1 V          2.0 V  |   |      |
| bit[10]        Mode   |   |      |
| 1              pulse frequency modulation (PFM)   |   |      |
| 0              pulse width modulation (PWM) (reset)   |   |      |
| bit[9:8]        Reserved, must be set to zero   |   |      |
| The DC/DC converters are up-converters only. Thus, if the battery voltage is higher than the selected nominal voltage, the output voltage will exceed the nominal voltage.  |   |      |
| <b>DC/DC Converter 1</b>  |   |      |
| bit[7]          PUP1: Voltage monitor 1 flag (readback)   |   |      |
| bit[6:3]        Converter 1 output voltage at VSENS1 with respect to VREF (see bits 14 to 11)   |   |      |
| bit[2]          Mode  |   |      |
| 1              pulse frequency modulation (PFM)   |   |      |
| 0              pulse width modulation (PWM) (reset)   |   |      |
| bit[1:0]        Reserved, must be set to zero   |   |      |
| Note, that the reference voltage for DC/DC converter 1 is derived from the main reference source supplied via pin AVDD1. Therefore, if this DC/DC converter is used, its output must be connected to the analog supply. |   |      |
| The DC/DC converters are up-converters only. Thus, if the battery voltage is higher than the selected nominal voltage, the output voltage will exceed the nominal voltage.  |   |      |

<sup>1)</sup> refer to Section 4.6.2. on page 58

Table 3–3: Direct configuration registers, continued

| I <sup>2</sup> C Sub-address (hex)   | Function  | Name |
|--|---|------|
| 77   | <b>DCFR Register</b> (reset = 00 <sub>hex</sub> )   | DCFR |
|  | <b>Battery Voltage Monitor</b>  |      |
|  | bit[15]      Comparison result (readback)<br>1                    input voltage at pin VBAT above defined threshold<br>0                    input voltage at pin VBAT below defined threshold   |      |
|  | bit[14]      Number of battery cells<br>0                    1 cell (range 0.8...1.5 V) (reset)<br>1                    2 cells (range 1.6...3.0 V)   |      |
|  | bit[13:10]   Voltage threshold level<br>1 cell                    2 cells<br>1111                    1.5                    3.0 V<br>1110                    1.45                   2.9 V<br>...<br>0010                    0.85                   1.7 V<br>0001                    0.8                    1.6 V<br>0000                    battery voltage supervision off (reset) |      |
|  | bit[9:8]      Reserved, must be set to 0  |      |
|  | The result is stable 1 ms after enabling. The setup time for switching between two thresholds is negligibly small.  |      |
|  | For power management reasons, the battery voltage monitor should be switched off by setting bit[13:10] to zero when the measurement is completed.   |      |
|  | <b>DC/DC Converter Frequency Control (PWM)</b>  |      |
|  | bit[7:4]      Reserved, must be set to 0  |      |
| bit[3:0]      Frequency of DC/DC converter<br><br>Reference: 24.576                    22.5792                    18.432 MHz<br>0111                    315.1                    289.5                    297.3 kHz<br>0110                    323.4                    297.1                    307.2 kHz<br>0101                    332.1                    305.1                    317.8 kHz<br>0100                    341.3                    313.6                    329.1 kHz<br>0011                    351.1                    322.6                    341.3 kHz<br>0010                    361.4                    332.0                    354.5 kHz<br>0001                    372.4                    342.1                    368.6 kHz<br>0000                    384.0                    352.8                    384.0 kHz (reset)<br>1111                    396.4                    364.2                    400.7 kHz<br>1110                    409.6                    376.3                    418.9 kHz<br>1101                    423.7                    389.3                    438.9 kHz<br>1100                    438.9                    403.2                    460.8 kHz<br>1011                    455.1                    418.1                    485.1 kHz<br>1010                    472.6                    434.2                    512.0 kHz<br>1001                    491.5                    451.6                    542.1 kHz<br>1000                    512.0                    470.4                    576.0 kHz |   |      |
| If the audio codec is not enabled (bit[11] of the CONTROL register at I <sup>2</sup> C-sub-address 6A <sub>hex</sub> is zero), the clock for the DC/DC converters is directly derived from the crystal frequency (nominal 18.432 MHz). Otherwise, the synthesizer clock is used as the reference (please refer to the respective column in Table 2–1 on page 11).  |   |      |

### 3.3. DSP Core

#### 3.3.1. Access Protocol

The I<sup>2</sup>C data register is used to communicate with the internal firmware of the MAS 35x9F. It is readable (subaddress “data\_read”) and writable (subaddress “data\_write”) and also has a length of 16 bits. The data transfer is done with the most significant bit (m) first.

**Table 3–4:** Data register bit assignment

|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| m  |    |    |    |    |    |    |    |    |    |    |    |    |    |    | l  |

A special command language is used that allows the controller to access the DSP-registers and RAM-cells and thus monitor internal states, set the parameters for the DSP-firmware, control the hardware, and even provide a download of alternative software modules. The DSP-commands consist of a “Code” which is sent to to I<sup>2</sup>C-data register together with additional parameters.

|   |    |   |   |            |   |          |   |         |   |     |
|---|----|---|---|------------|---|----------|---|---------|---|-----|
| S | DW | W | A | data_write | A | Code,... | A | ...,... | A | ... |
|---|----|---|---|------------|---|----------|---|---------|---|-----|

**Fig. 3–2:** General core access protocol

Table 3–5 gives an overview over the different commands which the DSP Core receives via the I<sup>2</sup>C data register. The “Code” is always the first data nibble transmitted after the “data\_write” subaddress byte. A second auxiliary code nibble is used for the short memory (16-bit) access commands.

The MAS 35x9F firmware scans the I<sup>2</sup>C interface periodically and checks for pending or new commands.

The commands are then executed by the DSP during its normal operation without any loss or interruption of the incoming data or outgoing audio data stream. However, due to some time critical firmware parts, a certain latency time for the response has to be expected at the locations marked with a “W” (= wait). The theoretical worst case response time does not exceed 4 ms. However, the typical response time is less than 0.5 ms.

Due to the 16-bit width of the I<sup>2</sup>C data register, all actions transmit telegrams with multiples of 16 data bits.

**Table 3–5:** Basic controller command codes

| Code (hex) | Command               | Function  |
|------------|-----------------------|---|
| 0...3      | Run                   | Start execution of an internal program. Run with start address 0 means freeze the operating system. |
| 5          | Read Ancillary Data   | The controller reads a block of MPEG Ancillary Data from the MAS 35x9F                              |
| 6          | Fast Program Download | The controller downloads custom software via the PIO interface                                      |
| 7          | Read IC Version       | The controller reads the version information of the IC  |
| a          | Read from Register    | The controller reads an internal register of the MAS 35x9F  |
| b          | Write to Register     | The controller writes an internal register of the MAS 35x9F   |
| c          | Read D0 Memory        | The controller reads a block of the DSP memory  |
| d          | Read D1 Memory        | The controller reads a block of the DSP memory  |
| e          | Write D0 Memory       | The controller writes a block of the DSP memory   |
| f          | Write D1 Memory       | The controller writes a block of the DSP memory   |

### 3.3.2. Data Formats

The internal data word size is 20 bits. All RAM-addresses can be accessed in a 20-bit mode via I<sup>2</sup>C-bus. Because of the 16-bit width of the I<sup>2</sup>C-data register the full transfer of all 20 bits requires two 16-bit I<sup>2</sup>C-words. Some commands only access the lower 16 bits of a cell. For fast access of internal DSP-states the processor core also has an address space of 256 data registers.

The internal data format is a 20 bit two's complement denoted "r". If in some cases a fixed point notation "v" is necessary. The conversion between the two forms of notation is done as follows:

$$r = v \cdot 524288.0 + 0.5; (-1.0 \leq v < 1.0)$$

$$v = r / 524288.0; (-524288 < r < 524287)$$

#### 3.3.2.1. Run and Freeze (Codes 0<sub>hex</sub> to 3<sub>hex</sub>)

|   |    |   |   |            |   |       |   |       |   |   |   |
|---|----|---|---|------------|---|-------|---|-------|---|---|---|
| S | DW | W | A | data_write | A | a3,a2 | A | a1,a0 | W | A | P |
|---|----|---|---|------------|---|-------|---|-------|---|---|---|

The Run command causes the start of a program part at address **a** = (a3,a2,a1,a0). Since nibble a3 is also the command code (see Table 3–5), it is restricted to values between 0 and 3. This command is used to start alternate code or downloaded code from a RAM-area that has been configured as program RAM.

If the start address is  $1000_{\text{hex}} \leq \mathbf{a} < 3FFF_{\text{hex}}$  and the respective RAM area has been configured as program RAM (see Table 3–7 on page 27), the MAS 35x9F continues execution with a custom program already downloaded to this area.

Example 1: Start program execution at address 345<sub>hex</sub>:

```
<DW 68 03 45>
```

Example 2: Start execution of a downloaded code at address 1000<sub>hex</sub>:

```
<DW 68 10 00>
```

Freeze is a special run command with start address 0. It suspends all normal program execution. The operating system will enter an idle loop so that all registers and memory cells can be watched. This state is useful for operations like downloading code or contents of memory cells because the internal program cannot overwrite these values. This freezing will be required if alternative software is downloaded into the internal RAM of the MAS 35x9F.

Freeze has the following I<sup>2</sup>C protocol:

```
<DW 68 00 00>
```

The entry point of the default software will be accessed automatically after a reset, thus issuing a Run or Freeze command is only necessary for starting downloaded software or special program modules which are not part of the standard set.

#### 3.3.2.2. Read Register (Code A<sub>hex</sub>)

1) send command

|   |    |   |   |            |   |      |   |      |   |   |   |
|---|----|---|---|------------|---|------|---|------|---|---|---|
| S | DW | W | A | data_write | A | a,r1 | A | r0,0 | W | A | P |
|---|----|---|---|------------|---|------|---|------|---|---|---|

2) get register value

|   |     |   |      |           |   |       |    |       |   |   |   |
|---|-----|---|------|-----------|---|-------|----|-------|---|---|---|
| S | DW  | W | A    | data_read | A | S     | DR | W     | A |   |   |
|   | x,x | A | x,d4 | W         | A | d3,d2 | A  | d1,d0 | W | N | P |

The MAS 35x9F has an address space of 256 DSP-registers. Some of the registers (**r** = r1,r0 in the figure above) are direct control inputs for various hardware blocks, others control the internal program flow. In Table 3–7, the registers of interest are described in detail. In contrast to memory cells, registers cannot be accessed as a block but must always be addressed individually.

Example:

Read the content of register C8<sub>hex</sub>:

```
<DW 68 ac 80>           define register
<DW 69 <DR xx xd dd dd > and read
```

#### 3.3.2.3. Write Register (Code B<sub>hex</sub>)

|   |    |   |   |            |   |       |   |       |   |   |   |
|---|----|---|---|------------|---|-------|---|-------|---|---|---|
| S | DW | W | A | data_write | A | b,r1  | A | r0,d4 | W | A |   |
|   |    |   |   |            |   | d3,d2 | A | d1,d0 | W | A | P |

The controller writes the 20-bit value (**d** = d4,d3,d2,d1,d0) into the MAS 35x9F register (**r** = r1,r0). A list of registers needed for control purposes is given in Table 3–7.

Example: Writing the value 81234<sub>hex</sub> into the register with the number AA<sub>hex</sub>:

```
<DW 68 ba a8 12 34>
```



### 3.3.2.4. Read Memory (Codes $C_{hex}$ and $D_{hex}$ )

The MAS 35x9F has 2 memory areas of 2048 words denoted D0 and D1. The memory areas D0 and D1 can be written by using the codes  $C_{hex}$  and  $D_{hex}$ , respectively.

1) send command (Read D0)

|   |    |   |   |            |   |       |   |       |   |   |
|---|----|---|---|------------|---|-------|---|-------|---|---|
| S | DW | W | A | data_write | A | c,0   | A | 0,0   | W | A |
|   |    |   |   |            |   | n3,n2 | A | n1,n0 | W | A |
|   |    |   |   |            |   | a3,a2 | A | a1,a0 | W | A |
|   |    |   |   |            |   |       |   |       |   | P |

2) get register value

|   |     |   |      |           |   |       |    |       |   |   |
|---|-----|---|------|-----------|---|-------|----|-------|---|---|
| S | DW  | W | A    | data_read | A | S     | DR | W     | A |   |
|   | x,x | A | x,d4 | W         | A | d3,d2 | A  | d1,d0 | W | A |

....repeat for n data values....

|     |   |      |   |   |       |   |       |   |   |   |
|-----|---|------|---|---|-------|---|-------|---|---|---|
| x,x | A | x,d4 | W | A | d3,d2 | A | d1,d0 | W | N | P |
|-----|---|------|---|---|-------|---|-------|---|---|---|

The Read D0 Memory command gives the controller access to all 20 bits of the D0/D1 memory cells. The telegram to read 3 words starting at location D1:100 is

```
<DW 68 d0 00 00 03 01 00>
<DW 69 <DR xx xd dd dd
      xx xd dd dd xx xd dd dd >
```

### 3.3.2.5. Short Read Memory (Codes $C4_{hex}$ and $D4_{hex}$ )

Because most cells in the user interface are only 16 bits wide, it is faster and more convenient to access the memory locations with a special 16 bit mode for reading:

1) send command (e.g. Short Read D0)

|   |    |   |   |            |   |       |   |       |   |   |
|---|----|---|---|------------|---|-------|---|-------|---|---|
| S | DW | W | A | data_write | A | c,4   | A | 0,0   | W | A |
|   |    |   |   |            |   | n3,n2 | A | n1,n0 | W | A |
|   |    |   |   |            |   | a3,a2 | A | a1,a0 | W | A |
|   |    |   |   |            |   |       |   |       |   | P |

2) get register value

|   |    |   |   |           |   |       |    |       |   |   |  |
|---|----|---|---|-----------|---|-------|----|-------|---|---|--|
| S | DW | W | A | data_read | A | S     | DR | W     | A |   |  |
|   |    |   |   |           |   | d3,d2 | A  | d1,d0 | W | A |  |

....repeat for n data values....

|       |   |       |   |   |   |
|-------|---|-------|---|---|---|
| d3,d2 | A | d1,d0 | W | N | P |
|-------|---|-------|---|---|---|

This command is similar to the normal 20 bit read command and uses the same command code  $C_{hex}$  and  $D_{hex}$  for D0 and D1-memory, respectively, however it is followed by a  $4_{hex}$  rather than a  $0_{hex}$ .

Example: Read 16 bits of D1:123 has the following I<sup>2</sup>C protocol:

```
<DW 68 d4 00      read 16 bits from D1
  00 01           1 word to be read
  01 23           start address
<DW 69 DR        start reading
  dd dd >         and read
```

### 3.3.2.6. Write Memory (Codes $E_{hex}$ and $F_{hex}$ )

The memory areas D0 and D1 can be written by using the codes  $E_{hex}$  and  $F_{hex}$ , respectively.

|     |    |   |      |            |   |       |   |       |   |   |
|-----|----|---|------|------------|---|-------|---|-------|---|---|
| S   | DW | W | A    | data_write | A | e,0   | A | 0,0   | W | A |
|     |    |   |      |            |   | n3,n2 | A | n1,n0 | W | A |
|     |    |   |      |            |   | a3,a2 | A | a1,a0 | W | A |
| x,x |    | A | x,d4 | W          | A | d3,d2 | A | d1,d0 | W | A |

....repeat for n data values....

|     |   |      |   |   |       |   |       |   |   |   |
|-----|---|------|---|---|-------|---|-------|---|---|---|
| x,x | A | x,d4 | W | A | d3,d2 | A | d1,d0 | W | A | P |
|-----|---|------|---|---|-------|---|-------|---|---|---|

With the Write D0/D1 Memory command n 20-bit memory cells in D0 can be initialized with new data.

Example: Write  $80234_{hex}$  to D1:456 has the following I<sup>2</sup>C protocol:

```
<3a 68 f0 00      write D1 memory
  00 01           1 word to write
  04 56           start address
  00 08           value = 80234hex
  02 34 >
```

### 3.3.2.7. Short Write Memory (Codes $E4_{hex}$ and $F4_{hex}$ )

|   |    |   |   |            |   |         |   |       |   |   |
|---|----|---|---|------------|---|---------|---|-------|---|---|
| S | DW | W | A | data_write | A | e,4     | A | 0,0   | W | A |
|   |    |   |   |            |   | A n3,n2 | A | n1,n0 | W | A |
|   |    |   |   |            |   | A a3,a2 | A | a1,a0 | W | A |
|   |    |   |   |            |   | A d3,d2 | A | d1,d0 | W | A |

....repeat for n data values....

|   |       |   |       |   |   |   |
|---|-------|---|-------|---|---|---|
| A | d3,d2 | A | d1,d0 | W | A | P |
|---|-------|---|-------|---|---|---|

For faster access only the lower 16 bits of each memory cell are written. The 4 MSBs of the cell are cleared. The command uses the same codes  $E_{hex}$  and  $F_{hex}$  for D0/D1 as for the 20-bit command but followed by a 4 rather than a 0.

### 3.3.2.8. Clear SYNC Signal (Code $5_{hex}$ )

|   |    |   |   |            |   |     |   |     |   |   |   |
|---|----|---|---|------------|---|-----|---|-----|---|---|---|
| S | DW | W | A | data_write | A | 5,0 | A | 0,0 | W | A | P |
|---|----|---|---|------------|---|-----|---|-----|---|---|---|

After a successful decoding of an MPEG frame the signal at pin SYNC rises and thus generates an interrupt event for the microcontroller. Issuing this command lets the signal at pin SYNC return to '0'.

### 3.3.2.9. Default Read

The Default Read command is the fastest way to get information from the MAS 35x9F. Executing the Default Read in a polling loop can be used to detect a special state during decoding.

|   |    |   |   |           |   |   |       |   |       |   |   |   |  |  |  |  |  |  |  |
|---|----|---|---|-----------|---|---|-------|---|-------|---|---|---|--|--|--|--|--|--|--|
| S | DW | W | A | data_read | A | S | DR    | W | A     |   |   |   |  |  |  |  |  |  |  |
|   |    |   |   |           |   |   | d3,d2 | A | d1,d0 | W | N | P |  |  |  |  |  |  |  |

The Default Read command immediately returns the lower 16 bit content of a specific RAM location as defined by the pointer D0:ffb. The pointer must be loaded before the first Default Read action occurs. If the MSB of the pointer is set, it points to a memory location in D1 rather than to one in D0.

Example: For watching D1:123 the pointer D0:ffb must be loaded with 8123<sub>hex</sub>:

```
<DW 68 e0 00          write to D0 memory
    00 01              1 word to write
    0f fb              start address ffb
    00 08              value = 8...
    01 23>            ...0123hex
```

Now the Default Read commands can be issued as often as desired:

```
<DW 69 <DR          Default Read command
    dd dd >          16 bit content of the
                    address as defined by the
                    pointer
<DW 69 <DR dd dd > ... and do it again
```

### 3.3.2.10. Fast Program Download (Code 6<sub>hex</sub>)

|   |    |   |   |            |   |       |   |       |   |   |   |  |  |  |  |  |  |  |  |
|---|----|---|---|------------|---|-------|---|-------|---|---|---|--|--|--|--|--|--|--|--|
| S | DW | W | A | data_write | A | 6,n2  | A | n1,n0 | W | A |   |  |  |  |  |  |  |  |  |
|   |    |   |   |            |   | a3,a2 | A | a1,a0 | W | A | P |  |  |  |  |  |  |  |  |

The Fast Program Download command introduces a data transfer via the parallel port. **n** = n2,n1,n0 denotes the number of 20-bit data words to be transferred, **a** = a3,a2,a1,a0 gives the start address. The data must be organized in two times five nibbles to get two words of 20-bit length. If the number **n** of 20-bit data words is odd, the very last word has to be padded with one additional nibble.

The download must be initiated in the following order:

- Issue Freeze command
- Stop all DMA-transfers
- Issue Fast Program Download command
- Download code via PIO-interface
- Switch appropriate memory area to act as program RAM (register ED<sub>hex</sub>)

- Issue a Run command to start program execution at entry point of downloaded code

Example for Fast Program Download command:  
Download 5 words starting at D0:800,  
then download 4 words starting at D1:200:

```
<DW 68 00 00>          Freeze

<DW 68 b3 b0 03 18>    Stop all internal transfers
<DW 68 b4 30 03 00>
<DW 68 b4 b0 00 00>
<DW 68 b5 30 03 18>
<DW 68 b6 b0 00 00>
<DW 68 bb b0 03 18>
<DW 68 bc 30 03 00>
<DW 68 b0 60 00 00>
```

```
<DW 68 60 05          initiate download of 5 words
    08 00>            start at address D0:800
```

Now transfer 5 20-bit words via the parallel PIO-port:

```
d4,d3  d2,d1  d0,d4  d3,d2  d1,d0
d4,d3  d2,d1  d0,d4  d3,d2  d1,d0
d4,d3  d2,d1  d0,x
```

```
<DW 68 60 05          initiate download of 4 words
    82 00>            start at address D1:200
```

Now transfer 4 20-bit words via the parallel PIO-port:

```
d4,d3  d2,d1  d0,d4  d3,d2  d1,d0
d4,d3  d2,d1  d0,d4  d3,d2  d1,d0
```

```
<DW 68 b6 bc 00 00>    switch the memory area
                        D0:800 ... D0:fff from
                        data to program usage
```

```
<DW 68 10 0a>          start program execution at
                        address D0:100a
```

### 3.3.2.11. Serial Program Download

Program downloads may also be performed via the I<sup>2</sup>C-interface by using the Write D0/D1 Memory commands. A similar command sequence as in the Fast Program Download (Freeze, stop transfers...) applies.

**3.3.2.12. Read IC Version (Code 7<sub>hex</sub>)**

1) send command

|   |    |   |   |            |   |     |   |     |   |   |   |
|---|----|---|---|------------|---|-----|---|-----|---|---|---|
| S | DW | W | A | data_write | A | 7,0 | A | 0,0 | W | A | P |
|---|----|---|---|------------|---|-----|---|-----|---|---|---|

2) get version information

|   |    |   |   |           |   |       |    |       |   |   |   |
|---|----|---|---|-----------|---|-------|----|-------|---|---|---|
| S | DW | W | A | data_read | A | S     | DR | W     | A |   |   |
|   |    |   |   |           |   | n3,n2 | A  | n1,n0 | W | A |   |
|   |    |   |   |           |   | d3,d2 | A  | d1,d0 | W | N | P |

With this command the version of the IC is read in two 16 bit words. The first word **n** = n3,n2,n1,n0 contains the IC's major number (one nibble for each digit). The second word (**d** = d3,d2,d1,d0) returns the version as shown in Table 3–6.

**Table 3–6:** Second word of version information

| Bit   | Nibble | Content  |
|-------|--------|--|
| 15:12 | d3     | IC family derivate   |
| 11:8  | d2     | Coded character of order version (add 41 <sub>hex</sub> to the content of d2 to get ASCII) |
| 7:0   | d1,d0  | Digit of order version   |

Example:

Read the version information for MAS 35x9F, derivate 0, order version B2:

```

<DW 68 70 00      send version command
<DW 69 <DR        and read
35 09              MAS 3509F
01 02 >           derivate 0, version B2
                    (see Section 1.2. on page 6)

```

| 0 1 | 0 2 | (hex)                                     |
|-----|-----|---|
| 0   |     | Derivate (0..F)                           |
| 1   |     | Version character (0 = "A", ..., F = "P") |
|     | 0 2 | Version number (01..FF)                   |

**3.3.3. List of DSP Registers**

The PSelect\_Shadow register in Table 3–7 is used to switch four RAM areas from data to program usage and thus enabling the DSP's program counter to access downloaded program code stored at these locations. For normal operation (firmware in ROM), this register must be kept to zero.

**Note:** DSP registers not given in Table 3–7 must not be written.

**3.3.4. List of DSP Memory Cells**

Among the user interface control memory cells there are some which have a global meaning and some which control application specific parts of the DSP core. In Table 3–8 and Table 3–9, this is reflected by the key words All, MPEG, and G.729.

**Table 3–7:** Program Download registers

| Address (hex) | R/W | Function  | Mode     | Default (hex) | Name           |
|---------------|-----|---|----------|---------------|----------------|
| 6B            | R/W | <b>Configuration of Variable RAM Areas</b><br>Affected RAM area<br>bit[19] D0:800 ... D0:BFF<br>bit[18] D0:C00 ... D0:FFF<br>bit[17] D1:800 ... D1:BFF<br>bit[16] D1:C00 ... D1:FFF<br><br>For details of program code download please refer to Section 3.3.2.10. on page 26. | Download | 0000          | PSelect_Shadow |

### 3.3.4.1. Application Selection and Application Running

The AppSelect cell is a global user interface configuration cell, which has to be written in order to start a specific application.

The AppRunning cell is a global user interface status cell, which indicates, which application loop is actually running.

1. Write "0" to AppSelect
2. Check AppRunning for "0"
3. Write value to AppSelect according to Table 3–8 (determines start time of Application program)
4. Apply necessary/wanted control settings (D0:346..357)

### 3.3.4.2. Application Specific Control

The configuration of the MPEG Layer 2/3, AAC decoding and the G.729 codec firmware is done via the control memory cells described in Table 3–9. The changes applied to any of the control memory cells have to be validated by setting bit[0] of memory cell Main I/O Control. This bit will be reset automatically after the changes have been taken over by the DSP.

The status memory cells in Table 3–10 are used to read the decoder status and to get additional MPEG bitstream information.

**Note:** DSP memory cells not given in Table 3–8 or Table 3–9 must not be written.

**Table 3–8:** D0 control memory cells: mode selection

| Memory Address (hex) | Function  | Name       |
|----------------------|---|------------|
| D0:34b               | <div><div><b>Application Selection</b></div><div><b>All</b></div><div>AppSelect is used for selecting an application. This is done by setting the appropriate bit to one. It is principally allowed to set more than one bit to one, e.g. setting AppSelect to 1C<sub>hex</sub> will select all MPEG audio decoders. The auto-detection feature will automatically detect the Layer 2, Layer 3, or AAC data. Setting bit[0] or bit[1] will make the DSP loop in the OS loop or the Top Level loop respectively.</div><div>To add/remove MPEG layers while running in MPEG decoding mode (e.g. change from Layer 2, Layer 3 (0C<sub>hex</sub>) to Layer 2, Layer 3, AAC (1C<sub>hex</sub>)), the application selection has to be reset to 00<sub>hex</sub> before writing the new value.</div><div><div>bit[5]</div><div>G.729 Codec</div></div><div><div>bit[4]</div><div>MPEG AAC Decoder</div></div><div><div>bit[3]</div><div>MPEG Layer 3 Decoder</div></div><div><div>bit[2]</div><div>MPEG Layer 2 Decoder</div></div><div><div>bit[1]</div><div>Top Level</div></div><div><div>bit[0]</div><div>Operating System</div></div></div> | AppSelect  |
| D0:34c               | <div><div><b>Application Running</b></div><div><b>All</b></div><div>The AppRunning cell is a global user interface status cell, that indicates which application loop is actually running. Prior to writing any of the configuration registers or memory cells (except AppSelect), it has to be checked whether the appropriate bit(s) in the AppRunning cell is set.</div><div><div>bit[5]</div><div>G.729 Codec</div></div><div><div>bit[4]</div><div>MPEG AAC Decoder</div></div><div><div>bit[3]</div><div>MPEG Layer 3 Decoder</div></div><div><div>bit[2]</div><div>MPEG Layer 2 Decoder</div></div><div><div>bit[1]</div><div>Top Level</div></div><div><div>bit[0]</div><div>Operating System</div></div></div>   | AppRunning |

**Table 3–9:** D0 control memory cells

| Memory Address (hex) | Function   | Name          |
|----------------------|--|---------------|
| D0:346               | <p><b>Main I/O Control</b> (reset = 24<sub>hex</sub>) <b>MPEG</b></p> <p>IOControlMain is used for selecting/deselecting the appropriate data input interface and for setting up the serial data output interface. In serial input mode the coded audio data (Layer 2, Layer 3, AAC) is expected at the serial input interface SDIB (default). In the 8-bit-parallel input mode the PIO pins PI[19:12] are used.</p> <p>bit[15]      Reserved, must be set to zero</p> <p>bit[14]      Invert serial output clock (SOC)<br/> 0 (reset)      do not invert SOC<br/> 1              invert SOC</p> <p>bit[13:12]    Reserved, must be set to zero</p> <p>bit[11]      Serial data output delay<br/> 0 (reset)      no additional delay (reset)<br/> 1              additional delay of data related to word strobe</p> <p>bit[10]      Reserved, must be set to zero</p> <p>bit[9:8]      Input Select Main<br/> 00 (reset)      serial input at interface B<br/> 01              parallel input at PIO pins PI[19...12]<br/> 10              reserved for future use<br/> 11              reserved for future use</p> <p>bit[7:6]      Reserved, must be set to zero</p> <p>bit[5]        SDO Word Strobe Invert<br/> 0              do not invert<br/> 1 (reset)      invert outgoing word strobe signal</p> <p>bit[4]        Bits per Sample at SDO<br/> 0 (reset)      32 bits/sample<br/> 1              16 bits/sample</p> <p>bit[3]        Reserved, must be set to zero</p> <p>bit[2]        Serial data input interface B clock invert (pin SIBC)<br/> 0              not inverted (data latched at rising clock edge)<br/> 1 (reset)      incoming clock signal is inverted (data latched at falling clock edge)</p> <p>bit[1]        0 (reset)      DEMAND MODE (PLL off, MAS 35x9F is clock master)<br/> 1              BROADCAST MODE (PLL on, clock of MAS 35x9F locks on data stream)</p> <p>bit[0]        Validate      no forced evaluation of control memory cells<br/> 0 (reset)<br/> 1              changes in control memory will become effective</p> <p>Bit[0] is reset after the DSP has recognized the changes. The controller should set this bit after the other D0 control memory cells have been initialized with the desired values.</p> | IOControlMain |

**Table 3–9:** D0 control memory cells, continued

| Memory Address (hex)   | Function  | Name             |
|--|---|------------------|
| D0:347   | <p><b>Interface Status Control</b> (reset = 05<sub>hex</sub>) <b>MPEG</b></p> <p>This control cell allows to enable/disable the data I/O interfaces. In addition, the clock of the output data interface interfaces, S/PDIF and SDO, can be set to a low-impedance mode.</p> <p>bit[6] S/PDIF input selection (used for download modules)<br/> 0 (reset) select S/PDIF input 1<br/> 1 select S/PDIF input 2</p> <p>bit[5] Enable/disable S/PDIF output<br/> 0 (reset) enable S/PDIF output<br/> 1 S/PDIF output (invalid)</p> <p>bit[4] Reserved, must be set to zero</p> <p>bit[3] Enable/disable serial data output SDO<br/> 0 (reset) SDO valid data<br/> 1 SDO invalid data</p> <p>bit[2] Output clock characteristic (SDO and S/PDIF outputs)<br/> 0 low impedance<br/> 1 (reset) high impedance</p> <p>bit[1] reserved, must be set to zero</p> <p>bit[0] Enable/Disable SDI<sup>1)</sup><br/> 0 enable<br/> 1 (reset) disable</p> <p>Both digital outputs, S/PDIF and I<sup>2</sup>S, and the D/A converters may use the decoded audio independent of each other.</p> <p>Changes at this memory address must be validated by setting bit[0] of D0:346<sub>hex</sub>.</p> | InterfaceControl |
| D0:348   | <p><b>Oscillator Frequency</b> (reset = 18432<sub>dec</sub>) <b>All</b></p> <p>bit[19:0] oscillator frequency in kHz</p> <p>In order to achieve a correct internal operating frequency of the DSP, the nominal crystal frequency has to be deposited into this memory cell.</p> <p>Changes at this memory address must be validated by setting bit[0] of D0:346<sub>hex</sub>.</p>  | OfreqControl     |
| <sup>1)</sup> <b>Note:</b> The pins SIC, SII, SID are switched to output mode, if bit [0] = 1 (Reset value). |   |                  |

**Table 3–9:** D0 control memory cells, continued

| Memory Address (hex) | Function  | Name         |
|----------------------|---|--------------|
| D0:349               | <p><b>Output Clock Configuration</b> (affects pin CLKO) (reset = 80000<sub>hex</sub>) <b>All</b></p> <p>bit[19] CLKO configuration<br/> 0 output clock signal at CLKO<br/> 1 (reset) CLKO is tristate</p> <p>The CLKO output pin of the MAS 35x9F can be disabled via bit[19].</p> <p>bit[18] Reserved, must be set to zero</p> <p>bit[17] Additional division by 2 if scaler is on (bit[8] cleared)<br/> 0 (reset) oversampling factor 512/768<br/> 1 oversampling factor 256/384</p> <p>bit[16:9] Reserved, must be set to zero</p> <p>bit[8] Output clock scaler<br/> 0 (reset) set output clock according to audio sample rate (see Table 2–1)<br/> 1 output clock fixed at 24.576 or 22.5792 MHz</p> <p>For a list of output frequencies at pin CLKO please refer to Table 2–1.</p> <p>bit[7:0] reserved, must be set to zero</p> <p>Changes at this memory address must be validated by setting bit[0] of D0:346.</p> | OutClkConfig |
| D0:350               | <p><b>Soft Mute</b> <b>MPEG</b></p> <p>%0 (reset) mute off<br/> %1 mute on</p>  | SoftMute     |
| D0:351               | <p><b>S/PDIF channel status bits category code setting</b> (reset = 8200<sub>hex</sub>) <b>All</b></p>  | SpdOutBits   |

Table 3–9: D0 control memory cells, continued

| Memory Address (hex) | Function   | Name        |
|----------------------|--|-------------|
| D0:34d               | <p><b>Operation Mode Selection</b> (reset = 0<sub>hex</sub>) <b>G.729</b></p> <p>The register is used to switch between basic G.729 operation modes.</p> <p>bit[19:7]      Reserved, set to 0</p> <p>bit[6]          Page headers<br/>                          0            enable<br/>                          1            disable</p> <p>If the page headers bit is 0, a header frame is transferred before each page of 50 data frames. If the header bit is 1, all the frames are G.729 data frames. Please refer to Section 3.3.7. on page 39.</p> <p>bit[5:4]        Decoding speed<br/>                          00            8 kHz (normal)<br/>                          01            6 kHz (slow)<br/>                          10            12 kHz (fast)<br/>                          11            not allowed</p> <p>The recording (encoding) is always done with a sampling rate of 8 kHz. During decoding this control can be used to speed up or slow down the playback.</p> <p>bit[3]           Reserved, set to 0</p> <p>bit[2]           Pause encoder/decoder<br/>                          0            normal operation<br/>                          1            pause</p> <p>If the pause bit is set, the processing continues until the current page is finished and then en-/decoding is paused. The pause mode lasts until the pause bit is cleared again or the mode is set to 0.</p> <p>bit[1:0]        Mode<br/>                          00            idle<br/>                          01            decode<br/>                          10            not allowed<br/>                          11            encode</p> <p>To switch to <b>encoder</b> operation mode, UserControl has to be set to 3<sub>hex</sub>. Then 50 frames are encoded and sent via the PIO interface. This is repeated until the UserControl register is changed. If the transmission of headers is enabled, each page of 50 frames is preceeded by a header frame as shown in Fig. 3–4 on page 39.</p> <p>To switch to <b>decoder</b> operation mode, UserControl has to be set to 1<sub>hex</sub>. For decoding with slow speed, UserControl must be 11<sub>hex</sub>, for decoding with fast speed it must be 21<sub>hex</sub>. Then the decoder is requesting several frames via the PIO interface to fill its internal buffer. If enough data is available, 50 frames are decoded. This is repeated until the UserControl register is changed. If the transmission of headers is enabled, a header frame has to be sent before each page of 50 frames (see Fig. 3–4 on page 39).</p> <p>To switch off the encoder or decoder, UserControl has to be set to 0<sub>hex</sub>. Then the encoding/decoding and sending/receiving of frames continues until the end of the current page and the operation mode is set to stop.</p> | UserControl |



**Table 3–9:** D0 control memory cells, continued

| Memory Address (hex) | Function   | Name         |
|----------------------|--|--------------|
| D0:34e               | <p><b>I<sup>2</sup>S Audio Input/Output Interface</b> (reset = 60<sub>hex</sub>) <b>G.729</b></p> <p>bit[19:15] Reserved, set to 0</p> <p>bit[14] Output clock signal<br/>0 standard signal<br/>1 inverted signal</p> <p>bit[13] Reserved, set to 0</p> <p>bit[12] Additional delay of input data related to word strobe<br/>0 no delay<br/>1 1 bit delay</p> <p>bit[11] Additional delay of output data related to word strobe<br/>0 no delay<br/>1 1 bit delay</p> <p>bit[10:7] Reserved, set to 0</p> <p>bit[6] Input word strobe signal<br/>0 standard signal<br/>1 inverted signal</p> <p>bit[5] Output word strobe signal<br/>0 standard signal<br/>1 inverted signal</p> <p>bit[4] Wordlength<br/>0 32 bits/sample<br/>1 16 bits/sample</p> <p>This setting affects the wordlength on the SDI and SDO interfaces.</p> <p>bit[3] Input clock signal<br/>0 standard signal<br/>1 inverted signal</p> <p>bit[2:0] Reserved, set to 0</p> <p>Changes become effective when the codec is started or the mode is changed by writing to the UserControl memory cell.</p> | SDISDOConfig |

**Table 3–9:** D0 control memory cells, continued

| Memory Address (hex)   | Function   | Name                  |
|--|--|-----------------------|
| D0:34f   | <b>Interface Status Control</b> (reset = 25 <sub>hex</sub> ) <b>G.729</b><br>This control cell is used to enable/disable interfaces in G.729 mode.<br>bit[6],[4] reserved, must be set to zero<br>bit [5] reserved, must be set to one<br>bit[3] Enable/disable serial data output SDO<br>0 (reset) SDO valid data<br>1 SDO invalid data<br>bit[2] Output clock characteristic (SDO and S/PDIF outputs)<br>0 low impedance<br>1 (reset) high impedance<br>bit[1] reserved, must be set to zero<br>bit[0] Enable/Disable SDI <sup>1)</sup><br>0 enable<br>1 (reset) disable | g729_InterfaceControl |
| D0:352   | <b>Volume input control: left gain</b> (reset=80000 <sub>hex</sub> ) <b>G.729</b>  | in_L                  |
| D0:353   | <b>Volume input control: right gain</b> (reset=0 <sub>hex</sub> ) <b>G.729</b>   | in_R                  |
| D0:354   | <b>Volume output control: left → left gain</b> (reset=80000 <sub>hex</sub> ) <b>All</b>  | out_LL                |
| D0:355   | <b>Volume output control: left → right gain</b> (reset=0 <sub>hex</sub> ) <b>All</b>   | out_LR                |
| D0:356   | <b>Volume output control: right → left gain</b> (reset=0 <sub>hex</sub> ) <b>All</b>   | out_RL                |
| D0:357   | <b>Volume control: right → right gain</b> (reset=80000 <sub>hex</sub> ) <b>All</b>   | out_RR                |
| <sup>1)</sup> <b>Note:</b> The pins SIC, SII, SID are switched to output mode, if bit [0] = 1 (Reset value). |  |                       |

**Table 3–10:** D0 status memory cells

| Memory Address | Function   | Name           |
|----------------|--|----------------|
| D0:FCF         | <b>AAC bitrate in bit/s</b>  | AACbitrate     |
| D0:FD0         | <b>MPEG Frame Counter</b><br>bit[19:0]      number of MPEG frames after synchronization<br><br>The counter will be incremented with every new frame that is decoded. With an invalid MPEG bit stream at its input (e.g. an invalid header is detected), the MAS 35x9F resets the MPEGFrameCount to '0'.  | MPEGFrameCount |
| D0:FD1         | <b>MPEG Header and Status Information</b><br>bit[15]                      reserved, must be set to zero<br><br>bit[14:13]    MPEG ID, Bits 12, 11 of the MPEG header<br>00            MPEG 2.5<br>01            reserved<br>10            MPEG 2<br>11            MPEG 1<br>not valid in case of AAC decoding (bit[12:11] = 00)<br><br>bit[12:11]    Bits 14 and 13 of the MPEG header<br>00            AAC<br>01            Layer 3<br>10            Layer 2<br>11            Layer 1<br><br>bit[10]        CRC Protection<br>0            bitstream protected by CRC<br>1            bitstream not protected by CRC<br><br>bit[9:2]       Reserved<br>bit[1]        CRC error<br>0            no CRC error<br>1            CRC error<br><br>bit[0]        Invalid frame<br>0            no invalid frame<br>1            invalid frame<br><br>This location contains bits 15...11 of the original MPEG header and other status bits. It will be set each frame directly after the header has been decoded from the bit stream. | MPEGStatus1    |

Table 3–10: D0 status memory cells, continued

| Memory Address | Function                             | Name   |
|----------------|--------------------------------------|--|
| D0:FD2         | <b>MPEG Header Information</b>       |  |
|                | bit[15:12]    MPEG Layer 2/3 Bitrate |  |
|                |                                      |  |
|                |                                      | MPEG1, L2    MPEG1, L3    MPEG2+2.5, L2/3            |
|                | 0000                                 | free    free    free                                 |
|                | 0001                                 | 32    32    8  |
|                | 0010                                 | 48    40    16                                       |
|                | 0011                                 | 56    48    24                                       |
|                | 0100                                 | 64    56    32                                       |
|                | 0101                                 | 80    64    40                                       |
|                | 0110                                 | 96    80    48                                       |
|                | 0111                                 | 112    96    56                                      |
|                | 1000                                 | 128    112    64                                     |
|                | 1001                                 | 160    128    80                                     |
|                | 1010                                 | 192    160    96                                     |
|                | 1011                                 | 224    192    112                                    |
|                | 1100                                 | 256    224    128                                    |
|                | 1101                                 | 320    256    144                                    |
|                | 1110                                 | 384    320    160                                    |
|                | 1111                                 | forbidden    forbidden    forbidden                  |
|                |                                      |  |
|                |                                      | bit[13:10]    Sampling frequency for MPEG2-AAC in Hz |
|                |                                      |  |
|                |                                      | 0000..0010    reserved                               |
|                |                                      | 0011    48000  |
|                |                                      | 0100    44100  |
|                |                                      | 0101    32000  |
|                |                                      | 0110    24000  |
|                |                                      | 0111    22050  |
|                |                                      | 1000    16000  |
|                |                                      | 1001    12000  |
|                |                                      | 1010    11025  |
|                |                                      | 1011    8000   |
|                | 1100..1111    reserved               |  |
|                |                                      |  |
|                | ...                                  |  |

**Table 3–10:** D0 status memory cells, continued

| Memory Address          | Function  | Name                   |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
|-------------------------|---|------------------------|----------|-------|---------|----|-------|-------|-------|----|-------|-------|-------|----|-------|-------|------|----|----------|----------|----------|----|--------|----|--|----|--------------|----|----------------|--|------------------|------------|----|-----|-----|----|----|-----|----|-----|----|----|----|----|----|------|----|----------|----|----------|----|------------|-------------|
| D0:FD2<br>(continued)   | <p><b>MPEG Header Information, continued</b></p> <p>bit[11:10]     Sampling frequencies in Hz</p> <table><thead><tr><th></th><th>MPEG1</th><th>MPEG2</th><th>MPEG2.5</th></tr></thead><tbody><tr><td>00</td><td>44100</td><td>22050</td><td>11025</td></tr><tr><td>01</td><td>48000</td><td>24000</td><td>12000</td></tr><tr><td>10</td><td>32000</td><td>16000</td><td>8000</td></tr><tr><td>11</td><td>reserved</td><td>reserved</td><td>reserved</td></tr></tbody></table> <p>bit[9]     Padding Bit</p> <p>bit[8]     reserved</p> <p>bit[7:6]     Mode</p> <table><tbody><tr><td>00</td><td>stereo</td></tr><tr><td>01</td><td>joint_stereo (intensity stereo / m/s stereo)</td></tr><tr><td>10</td><td>dual channel</td></tr><tr><td>11</td><td>single channel</td></tr></tbody></table> <p>bit[5:4]     Mode extension (applies to joint stereo only)</p> <table><thead><tr><th></th><th>intensity stereo</th><th>m/s stereo</th></tr></thead><tbody><tr><td>00</td><td>off</td><td>off</td></tr><tr><td>01</td><td>on</td><td>off</td></tr><tr><td>10</td><td>off</td><td>on</td></tr><tr><td>11</td><td>on</td><td>on</td></tr></tbody></table> <p>bit[3]     Copyright Protect Bit</p> <p>0/1     not copyright protected/copyright protected</p> <p>bit[2]     Copy/Original Bit</p> <p>0/1     bitstream is a copy/bitstream is an original</p> <p>bit[1:0]     Emphasis, indicates the type of emphasis</p> <table><tbody><tr><td>00</td><td>none</td></tr><tr><td>01</td><td>50/15 μs</td></tr><tr><td>10</td><td>reserved</td></tr><tr><td>11</td><td>CCITT J.17</td></tr></tbody></table> <p>This memory cell contains the 16 LSBs of the MPEG header. It will be set directly after synchronizing to the bit stream.</p> <p>Note that for AAC four bits are needed to define the sampling frequency while for Layer2/Layer3 two bits are sufficient. This leads to an inconsistency in the format of bits 13...10.</p> |                        | MPEG1    | MPEG2 | MPEG2.5 | 00 | 44100 | 22050 | 11025 | 01 | 48000 | 24000 | 12000 | 10 | 32000 | 16000 | 8000 | 11 | reserved | reserved | reserved | 00 | stereo | 01 | joint_stereo (intensity stereo / m/s stereo) | 10 | dual channel | 11 | single channel |  | intensity stereo | m/s stereo | 00 | off | off | 01 | on | off | 10 | off | on | 11 | on | on | 00 | none | 01 | 50/15 μs | 10 | reserved | 11 | CCITT J.17 | MPEGStatus2 |
|                         | MPEG1   | MPEG2                  | MPEG2.5  |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 00                      | 44100   | 22050                  | 11025    |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 01                      | 48000   | 24000                  | 12000    |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 10                      | 32000   | 16000                  | 8000     |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 11                      | reserved  | reserved               | reserved |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 00                      | stereo  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 01                      | joint_stereo (intensity stereo / m/s stereo)  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 10                      | dual channel  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 11                      | single channel  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
|                         | intensity stereo  | m/s stereo             |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 00                      | off   | off                    |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 01                      | on  | off                    |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 10                      | off   | on                     |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 11                      | on  | on                     |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 00                      | none  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 01                      | 50/15 μs  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 10                      | reserved  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| 11                      | CCITT J.17  |                        |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| D0:FD3                  | <p><b>MPEG CRC Error Counter</b></p> <p>The counter will be increased by each CRC error detected in the MPEG bis-stream. It will not be reset when losing the synchronization.</p>  | CRRErrorCount          |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| D0:FD4                  | <p><b>Number of Bits in Ancillary Data</b></p> <p>Number of valid ancillary bits in the current MPEG frame.</p>   | NumberOfAncillary-Bits |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |
| D0:FD5<br>...<br>D0:FF1 | <p><b>Ancillary Data</b></p> <p>Section 3.3.5. on page 38.</p>  | AncillaryData          |          |       |         |    |       |       |       |    |       |       |       |    |       |       |      |    |          |          |          |    |        |    |  |    |              |    |                |  |                  |            |    |     |     |    |    |     |    |     |    |    |    |    |    |      |    |          |    |          |    |            |             |

3.3.5. Ancillary Data

The memory fields D0:FD5...D0:ff1 contain the ancillary data. It is organized in 28 words of 16 bit each. The last ancillary bit of a frame is placed at bit 0 in D0:FD5. The position of the first ancillary data bit received can be located via the content of NumberOfAncillaryBits because

$$\text{int}[(\text{NumberOfAncillaryBits}-1)/16] + 1$$

of memory words are used.

Example:

First get the content of 'NumberOfAncillaryBits'

```
<DW 68 c4 00 00 01 0f d4>
<DW 69 <DR dd dd>
```

Assume that the MAS 35x9F has received 19 ancillary data bits. Therefore, it is necessary to read two 16-bit words:

```
<DW 68 c4 00      Short Read from D0
  00 02 0f d5>    read 2 words starting at D0:fd5
<DW 69 <DR dd dd
  dd dd>
      receive the 2 16-bit words
```

The first bit received from the MPEG source is at position 2 of D0:FD6; the last bit received is at the LSB of D0:fd5.

Table 3–11: Content of D0:fd5 after reception of 19 ancillary bits.

| D0:fd5         | MSB     | 14      | 13      | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2        | 1        | LSB      |
|----------------|---------|---------|---------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|----------|----------|
| Ancillary Data | 4th bit | 5th bit | 6th bit | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | 17th bit | 18th bit | last bit |

Table 3–12: Content of D0:fd6 after reception of 19 ancillary bits.

| D0:fd6         | MSB | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2         | 1       | LSB     |
|----------------|-----|----|----|----|----|----|---|---|---|---|---|---|---|-----------|---------|---------|
| Ancillary Data | x   | x  | x  | x  | x  | x  | x | x | x | x | x | x | x | first bit | 2nd bit | 3rd bit |

3.3.6. DSP Volume Control

The digital baseband volume matrix is used for controlling the digital gain as shown in Fig. 3–3. This volume control is effective on both, the digital audio output and the data stream to the D/A converters. The values are in 20-bit 2’s complement notation.

Table 3–13 shows the proposed settings for the 4 volume matrix coefficients for stereo, left and right mono. The gain factors are given in fixed point notation ( $-1.0 \times 2^{19} = 80000_{\text{hex}}$ ).

If channels are mixed, care must be taken to prevent clipping at high amplitudes. Therefore, the sum of the absolute values of coefficients for one output channel must be less than 1.0.

For normal operating conditions it is recommended to use the main volume control of the audio codec instead (register 00 10<sub>hex</sub> of the audio codec).




Fig. 3–3: Digital volume matrix

Table 3–13: Settings for the digital volume matrix

| Memory           | D0:354 | D0:355 | D0:356 | D0:357 |
|------------------|--------|--------|--------|--------|
| Name             | LL     | LR     | RL     | RR     |
| Stereo (default) | –1.0   | 0      | 0      | –1.0   |
| Mono left        | –1.0   | –1.0   | 0      | 0      |
| Mono right       | 0      | 0      | –1.0   | –1.0   |

3.3.7. Explanation of the G.729A Data Format

The codec is working on a page basis where the encoding and decoding is performed in blocks of 50 G.729 frames, whereas each frame consists of 10 bytes in byteswapped order (see Fig. 3–4). Therefore most changes to the UserControl register become effective when processing of the current page is finished. The pages are optionally preceeded by 10 byte header frames (see Table 3–14).

Table 3–14: Content of page header

| Byte        | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 |
|-------------|----|----|----|----|----|----|----|----|----|----|
| Value (hex) | 64 | 6d | 72 | 31 | 64 | 61 | 74 | 61 | F4 | 01 |

Switching directly from encoding to decoding mode or vice versa is not allowed. Instead the controller has to send a stop request to the MAS 35x9F (writing 0<sub>hex</sub> to UserControl) and must keep on sending data in decoding mode or receive data in encoding mode until the current page of 50 frames is finished. After this run out time, the encoding or decoding can be started again.




Fig. 3–4: Schematic timing of the data transmission with preceeding header

3.4. Audio Codec Access Protocol

The MAS 35x9F has 16-bit wide registers for the control of the audio codec. These registers are accessed via the I<sup>2</sup>C subaddresses codec\_write (6C<sub>hex</sub>) and codec\_read (6D<sub>hex</sub>).

3.4.1. Write Codec Register

|   |    |   |   |             |   |       |   |       |   |   |
|---|----|---|---|-------------|---|-------|---|-------|---|---|
| S | DW | W | A | codec_write | A | r3,r2 | A | r1,r0 | A |   |
|   |    |   |   |             |   | d3,d2 | A | d1,d0 | A | P |

The controller writes the 16-bit value (**d** = d3,d2,d1,d0) into the MAS 35x9F codec register (**r** = r3,r2,r1,r0). A list of registers is given in Table 3–15.

Example: Writing the value 1234<sub>hex</sub> into the codec register with the number 00 1B<sub>hex</sub>:

```
<DW 6c 00 1b 12 34>
```

3.4.2. Read Codec Register

1) send command

|   |    |   |   |             |   |       |   |       |   |   |
|---|----|---|---|-------------|---|-------|---|-------|---|---|
| S | DW | W | A | codec_write | A | r3,r2 | A | r1,r0 | A | P |
|---|----|---|---|-------------|---|-------|---|-------|---|---|

2) get register value

|   |    |   |   |            |   |       |    |       |   |   |
|---|----|---|---|------------|---|-------|----|-------|---|---|
| S | DW | W | A | codec_read | A | S     | DR | W     | A |   |
|   |    |   |   |            |   | d3,d2 | A  | d1,d0 | N | P |

Reading the codec registers also needs a set-up for the register address and an additional start condition during the actual read cycle. A list of status registers is given in Table 3–16.



### 3.4.3. Codec Registers

**Table 3–15:** Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>

| Register Address (hex)   | Function   | Name      |
|--|--|-----------|
| <b>CONVERTER CONFIGURATION</b>   |  |           |
| 00 00  | <b>Audio Codec Configuration</b><br>0 dB is related to the D/A full-scale output voltage<br>Please refer to Section 4.6.4. on page 72.<br>bit[15:12] A/D converter left amplifier gain = $n \cdot 1.5 - 3$ [dB]<br>bit[11:8] A/D converter right amplifier gain = $n \cdot 1.5 - 3$ [dB]<br>1111       +19.5 dB<br>1110       +18.0 dB<br>...<br>0011       +1.5 dB<br>0010       0.0 dB<br>0001       –1.5 dB<br>0000       – 3.0 dB<br>bit[7:4] Microphone amplifier gain = $n \cdot 1.5 + 21$ [dB]<br>1111       +43.5 dB<br>1110       +42.0 dB<br>...<br>0001       +22.5 dB<br>0000       +21.0 dB<br>bit[3] Input selection for left A/D converter channel<br>0 line-in<br>1 microphone<br>bit[2] Enable left A/D converter <sup>1)</sup><br>bit[1] Enable right A/D converter <sup>1)</sup><br>bit[0] Enable D/A converter <sup>1)</sup> | CONV_CONF |
| <sup>1)</sup> The generation of the internal DC reference voltage for the D/A converter is also controlled with this bit. In order to avoid click noise, the reference voltage at pin AGNDC should have reached a near ground potential before repowering the D/A converter after a short down phase.<br>Alternatively, at least one of the A/D converters (bits[2] or [1]) should remain set during short power-down phases of the D/A. Then the DC reference voltage generation for the D/A converter will not be interrupted. |  |           |

**Table 3–15:** Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

| Register Address (hex)    | Function  | Name                     |
|---------------------------|---|--------------------------|
| <b>INPUT MODE SELECT</b>  |   |                          |
| 00 08                     | <b>Input Mode Setting</b><br>bit[15] Mono switch<br>0 stereo input mode<br>1 left channel is copied into the right channel<br>bit[14:2] Reserved, must be set to 0<br>bit[1:0] Deemphasis select<br>0 deemphasis off<br>1 deemphasis 50 μs<br>2 deemphasis 75 μs  | ADC_IN_MODE              |
| <b>OUTPUT MODE SELECT</b> |   |                          |
| 00 06<br>00 07            | <b>D/A Converter Source Mixer</b><br><b>MIX ADC scale</b><br><b>MIX DSP scale</b><br>bit[15:8] Linear scaling factor (hex)<br>0 off<br>20 50 % (–6 dB gain)<br>40 100 % (0 dB gain)<br>7f 200 % (+6 dB gain)<br>In the sum of both mixing inputs exceeds 100 %, clipping may occur in the successive audio processing.  | DAC_IN_ADC<br>DAC_IN_DSP |
| 00 0E                     | <b>D/A Converter Output Mode</b><br>bit[15] Mono switch<br>0 stereo through<br>1 mono matrix applied<br>bit[14] Invert right channel<br>0 through<br>1 right channel is inverted<br>bit[1:0] Reserved, must be set to 0<br>In order to achieve more output power a single loudspeaker can be connected as a bridge between pins OUTL and OTR. In this mode bit[15] and bit[14] must be set. | DAC_OUT_MODE             |

**Table 3–15:** Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

| Register Address (hex) | Function   | Name              |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
|------------------------|--|-------------------|--------|-------------------|--------|-----|--|-------------------|-------|-------------------|------|-------------------|-------|-----|--|-------------------|--------|-------------------|--------|--------|
| BASEBAND FEATURES      |  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 00 14                  | <p><b>Bass</b></p> <p>bit[15:8]      Bass range</p> <table><tr><td>60<sub>hex</sub></td><td>+12 dB</td></tr><tr><td>58<sub>hex</sub></td><td>+11 dB</td></tr><tr><td>...</td><td></td></tr><tr><td>08<sub>hex</sub></td><td>+1 dB</td></tr><tr><td>00<sub>hex</sub></td><td>0 dB</td></tr><tr><td>F8<sub>hex</sub></td><td>−1 dB</td></tr><tr><td>...</td><td></td></tr><tr><td>A8<sub>hex</sub></td><td>−11 dB</td></tr><tr><td>A0<sub>hex</sub></td><td>−12 dB</td></tr></table> <p>Higher resolution is possible, one LSB step results in a gain step of about 1/8 dB.</p> <p>With positive bass settings clipping of the output signal may occur. Therefore, it is not recommended to set bass to a value that, in conjunction with volume, would result in an overall positive gain.</p> <p>The settings require: max (bass, treble) + loudness + volume ≤ 0 dB</p> <p>bit[7:0]      Not used, must be set to 0</p>                       | 60 <sub>hex</sub> | +12 dB | 58 <sub>hex</sub> | +11 dB | ... |  | 08 <sub>hex</sub> | +1 dB | 00 <sub>hex</sub> | 0 dB | F8 <sub>hex</sub> | −1 dB | ... |  | A8 <sub>hex</sub> | −11 dB | A0 <sub>hex</sub> | −12 dB | BASS   |
| 60 <sub>hex</sub>      | +12 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 58 <sub>hex</sub>      | +11 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| ...                    |  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 08 <sub>hex</sub>      | +1 dB  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 00 <sub>hex</sub>      | 0 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| F8 <sub>hex</sub>      | −1 dB  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| ...                    |  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| A8 <sub>hex</sub>      | −11 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| A0 <sub>hex</sub>      | −12 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 00 15                  | <p><b>Treble</b></p> <p>bit[15:8]      Treble range</p> <table><tr><td>60<sub>hex</sub></td><td>+12 dB</td></tr><tr><td>58<sub>hex</sub></td><td>+11 dB</td></tr><tr><td>...</td><td></td></tr><tr><td>08<sub>hex</sub></td><td>+1 dB</td></tr><tr><td>00<sub>hex</sub></td><td>0 dB</td></tr><tr><td>F8<sub>hex</sub></td><td>−1 dB</td></tr><tr><td>...</td><td></td></tr><tr><td>A8<sub>hex</sub></td><td>−11 dB</td></tr><tr><td>A0<sub>hex</sub></td><td>−12 dB</td></tr></table> <p>Higher resolution is possible, one LSB step results in a gain step of about 1/8 dB.</p> <p>With positive treble settings, clipping of the output signal may occur. Therefore, it is not recommended to set treble to a value that, in conjunction with loudness and volume, would result in an overall positive gain.</p> <p>The settings require: max (bass, treble) + loudness + volume ≤ 0 dB</p> <p>bit[7:0]      Not used, must be set to 0</p> | 60 <sub>hex</sub> | +12 dB | 58 <sub>hex</sub> | +11 dB | ... |  | 08 <sub>hex</sub> | +1 dB | 00 <sub>hex</sub> | 0 dB | F8 <sub>hex</sub> | −1 dB | ... |  | A8 <sub>hex</sub> | −11 dB | A0 <sub>hex</sub> | −12 dB | TREBLE |
| 60 <sub>hex</sub>      | +12 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 58 <sub>hex</sub>      | +11 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| ...                    |  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 08 <sub>hex</sub>      | +1 dB  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| 00 <sub>hex</sub>      | 0 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| F8 <sub>hex</sub>      | −1 dB  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| ...                    |  |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| A8 <sub>hex</sub>      | −11 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |
| A0 <sub>hex</sub>      | −12 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |       |     |  |                   |        |                   |        |        |

**Table 3–15:** Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

| Register Address (hex) | Function  | Name              |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |
|------------------------|---|-------------------|--------|-------------------|--------|-----|--|-------------------|-------|-------------------|------|-------------------|-----------------------------------|-------------------|---------------------------------------|--------|
| 00 1E                  | <p><b>Loudness</b></p> <p>bit[15:8] Loudness Gain</p> <table><tr><td>44<sub>hex</sub></td><td>+17 dB</td></tr><tr><td>40<sub>hex</sub></td><td>+16 dB</td></tr><tr><td>...</td><td></td></tr><tr><td>04<sub>hex</sub></td><td>+1 dB</td></tr><tr><td>00<sub>hex</sub></td><td>0 dB</td></tr></table> <p>bit[7:0] Loudness Mode</p> <table><tr><td>00<sub>hex</sub></td><td>normal (constant volume at 1 kHz)</td></tr><tr><td>04<sub>hex</sub></td><td>Super Bass (constant volume at 2 kHz)</td></tr></table> <p>Higher resolution of Loudness Gain is possible: An LSB step results in a gain step of about 1/4 dB.</p> <p>Loudness increases the volume of low- and high-frequency signals, while keeping the amplitude of the 1-kHz reference frequency constant. The intended loudness has to be set according to the actual volume setting. Because loudness introduces gain, it is not recommended to set loudness to a value that, in conjunction with volume, would result in an overall positive gain.</p> <p>The settings should be: max (bass, treble) + loudness + volume ≤ 0 dB</p> <p>The corner frequency for bass amplification can be set to two different values. In Super Bass mode, the corner frequency is shifted up. The point of constant volume is shifted from 1 kHz to 2 kHz.</p> | 44 <sub>hex</sub> | +17 dB | 40 <sub>hex</sub> | +16 dB | ... |  | 04 <sub>hex</sub> | +1 dB | 00 <sub>hex</sub> | 0 dB | 00 <sub>hex</sub> | normal (constant volume at 1 kHz) | 04 <sub>hex</sub> | Super Bass (constant volume at 2 kHz) | LDNESS |
| 44 <sub>hex</sub>      | +17 dB  |                   |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |
| 40 <sub>hex</sub>      | +16 dB  |                   |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |
| ...                    |   |                   |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |
| 04 <sub>hex</sub>      | +1 dB   |                   |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |
| 00 <sub>hex</sub>      | 0 dB  |                   |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |
| 00 <sub>hex</sub>      | normal (constant volume at 1 kHz)   |                   |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |
| 04 <sub>hex</sub>      | Super Bass (constant volume at 2 kHz)   |                   |        |                   |        |     |  |                   |       |                   |      |                   |                                   |                   |                                       |        |

**Table 3–15:** Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

[illegible]

**Table 3–15:** Codec control registers on I<sup>2</sup>C subaddress 6C<sub>hex</sub>, continued

| Register Address (hex) | Function  | Name    |
|------------------------|---|---------|
| <b>VOLUME</b>          |   |         |
| 00 12                  | <p><b>Automatic Volume Correction (AVC) Loudspeaker Channel</b></p> <p>bit[15:12] 0<sub>hex</sub> AVC off (and reset internal variables)<br/>8<sub>hex</sub> AVC on</p> <p>bit[11:8] 8<sub>hex</sub> 8 s decay time<br/>4<sub>hex</sub> 4 s decay time<br/>2<sub>hex</sub> 2 s decay time<br/>1<sub>hex</sub> 20 ms decay time (intended for quick adaptation to the average volume level after track or source change)</p> <p><b>Note:</b> To reset the internal variables, the AVC should be switched off and then on again during any track or source change. For standard applications, the recommended decay time is 4 s.</p>  | AVC     |
| 00 11                  | <p><b>Balance</b></p> <p>bit[15:8] Balance range<br/>7F<sub>hex</sub> left –127 dB, right 0 dB<br/>7E<sub>hex</sub> left –126 dB, right 0 dB<br/>...<br/>01<sub>hex</sub> left –1 dB, right 0 dB<br/>00<sub>hex</sub> left 0 dB, right 0 dB<br/>FF<sub>hex</sub> left 0 dB, right –1 dB<br/>...<br/>81<sub>hex</sub> left 0 dB, right –127 dB<br/>80<sub>hex</sub> left 0 dB, right –128 dB</p> <p>Positive balance settings reduce the left channel without affecting the right channel; negative settings reduce the right channel leaving the left channel unaffected.</p>   | BALANCE |
| 00 10                  | <p><b>Volume Control</b></p> <p>bit[15:8] Volume table with 1 dB step size<br/>7F<sub>hex</sub> +12 dB (maximum volume)<br/>7E<sub>hex</sub> +11 dB<br/>...<br/>74<sub>hex</sub> +1 dB<br/>73<sub>hex</sub> 0 dB<br/>72<sub>hex</sub> –1 dB<br/>...<br/>02<sub>hex</sub> –113 dB<br/>01<sub>hex</sub> –114 dB<br/>00<sub>hex</sub> mute (reset)</p> <p>bit[7:0] Not used, must be set to 0</p> <p>This main volume control is applied to the analog outputs only. It is split between a digital and an analog function. In order to avoid noise due to large changes of the setting, the actual setting is internally low-pass filtered.</p> <p>With large scale input signals, positive volume settings may lead to signal clipping.</p> | VOLUME  |

**Table 3–16:** Codec status registers on I<sup>2</sup>C subaddress 6D<sub>hex</sub>


| Register Address (hex)   | Function   | Name     |
|--------------------------|--|----------|
| <b>INPUT QUASI-PEAK</b>  |  |          |
| 00 0A                    | <b>A/D Converter Quasi-Peak Detector Readout Left</b><br>bit[14:0]                      positive 15-bit value, linear scale<br>0000                      0%<br>2000                      25% (–12 dBFS)<br>4000                      50% (–6 dBFS)<br>7FFF                      100% (0 dBFS)  | QPEAK_L  |
| 00 0B                    | <b>A/D Converter Quasi-Peak Detector Readout Right</b><br>bit[14:0]                      positive 15-bit value, linear scale<br>0000                      0%<br>2000                      25% (–12 dBFS)<br>4000                      50% (–6 dBFS)<br>7FFF                      100% (0 dBFS) | QPEAK_R  |
| <b>OUTPUT QUASI-PEAK</b> |  |          |
| 00 0C                    | <b>Audio Processing Input Quasi-Peak Detector Readout Left</b><br>bit[14:0]                      positive 15-bit value, linear scale   | DQPEAK_L |
| 00 0D                    | <b>Audio Processing Input Quasi-Peak Detector Readout Right</b><br>bit[14:0]                      positive 15-bit value, linear scale  | DQPEAK_R |

### 3.4.4. Basic MDB Configuration

With the parameters described in Table 3–15, the Micronas Dynamic Bass system (MDB) can be customized to create different bass effects as well as to fit the MDB to various loudspeaker characteristics. The easiest way to find a good set of parameter is by selecting one of the settings below, listening to music with strong bass content and adjusting the MDB parameters:

- MDB\_STR: Increase/decrease the strength of the MDB effect
- MDB\_HAR: Increase/decrease the content of low frequency harmonics
- MDB\_FC: Shift the MDB effect to lower/higher frequencies


- MDB\_SHAPE: Widen/narrow MDB frequency range (which results in a softer/harder bass sound), turn on/off the MDB

**Fig. 3–5:** Micronas Dynamic Bass (MDB): Bass boost in relation to input signal level**Table 3–17:** Suggested MDB settings

| Function                          | MDB_STR (22 <sub>hex</sub> ) | MDB_HAR (23 <sub>hex</sub> ) | MDB_FC (24 <sub>hex</sub> ) | MDB_SHAPE (21 <sub>hex</sub> ) |
|-----------------------------------|------------------------------|------------------------------|-----------------------------|--------------------------------|
| MDB off                           | xxxx <sub>hex</sub>          | xxxx <sub>hex</sub>          | xxxx <sub>hex</sub>         | xx00 <sub>hex</sub>            |
| Low end headphones, medium effect | 5000 <sub>hex</sub>          | 3000 <sub>hex</sub>          | 0600 <sub>hex</sub>         | 0902 <sub>hex</sub>            |

## 4. Specifications

### 4.1. Outline Dimensions



SPGS707000-1/1E


**Fig. 4-1:**

**64-Pin Plastic Low-Profile Quad Flat Pack (PLQFP64)**

Weight approximately 0.35 g

Dimensions in mm

(not usable for new design)



SPGS706000-6(P64)/1E

**Fig. 4-2:**

**64-Pin Plastic Metric Quad Flat Pack (PMQFP64)**

Weight approximately 0.4 g

Dimensions in mm

(available 2H-2001)



#### 4.2. Pin Connections and Short Descriptions

NC not connected, leave vacant  
 LV If not used, leave vacant  
 X obligatory, pin must be connected as described  
 in application information  
 (see Fig. 4–33 on page 80)  
 VDD connect to positive supply  
 VSS connect to ground

| Pin No.<br>PLQFP/<br>PMQFP<br>64-pin | Pin Name                | Type   | Connection<br>(If not used) | Short Description                                    |
|--------------------------------------|-------------------------|--------|-----------------------------|--|
| 1                                    | AGNDC                   |        | X                           | Analog reference voltage                             |
| 2                                    | MICIN                   | IN     | LV                          | Input for internal microphone amplifier              |
| 3                                    | MICBI                   | IN     | LV                          | Bias for internal microphone                         |
| 4                                    | INL                     | IN     | LV                          | Left A/D input                                       |
| 5                                    | INR                     | IN     | LV                          | Right A/D input                                      |
| 6                                    | TE                      | IN     | X                           | Test enable  |
| 7                                    | XTI                     | IN     | X                           | Crystal oscillator (ext. clock) input                |
| 8                                    | XTO                     | OUT    | LV                          | Crystal oscillator output                            |
| 9                                    | $\overline{\text{POR}}$ | IN     | X                           | Power on reset, active low                           |
| 10                                   | VSS                     | SUPPLY | X                           | DSP supply ground                                    |
| 11                                   | XVSS                    | SUPPLY | X                           | Digital output supply ground                         |
| 12                                   | VDD                     | SUPPLY | X                           | DSP supply   |
| 13                                   | XVDD                    | SUPPLY | X                           | Digital output supply                                |
| 14                                   | I <sup>2</sup> C VDD    | SUPPLY | X                           | I <sup>2</sup> C supply                              |
| 15                                   | DVS                     | IN     | X                           | I <sup>2</sup> C device address selector             |
| 16                                   | VSENS1                  | IN/OUT | VDD                         | Sense input and power output<br>of DC/DC 1 converter |
| 17                                   | DCSO1                   | SUPPLY | LV                          | DC/DC 1 switch output                                |
| 18                                   | DCSG1                   | SUPPLY | VSS                         | DC/DC 1 switch ground                                |
| 19                                   | DCSG2                   | SUPPLY | VSS                         | DC/DC 2 switch ground                                |
| 20                                   | DCSO2                   | SUPPLY | LV                          | DC/DC 2 switch output                                |
| 21                                   | VSENS2                  | IN/OUT | VDD                         | Sense input and power output<br>of DC/DC 2 converter |
| 22                                   | DCEN                    | IN     | VSS                         | DC/DC enable (both converters)                       |
| 23                                   | CLKO                    | OUT    | LV                          | Clock output   |

| Pin No.<br>PLQFP/<br>PMQFP<br>64-pin | Pin Name                 | Type   | Connection<br>(If not used) | Short Description                             |
|--------------------------------------|--------------------------|--------|-----------------------------|---|
| 24                                   | I2CC                     | IN/OUT | X                           | I <sup>2</sup> C clock                        |
| 25                                   | I2CD                     | IN/OUT | X                           | I <sup>2</sup> C data                         |
| 26                                   | SYNC                     | OUT    | LV                          | Sync output                                   |
| 27                                   | VBAT                     | IN     | LV                          | Battery voltage monitor input                 |
| 28                                   | PUP                      | OUT    | LV                          | DC Converters Power-Up Signal                 |
| 29                                   | $\overline{\text{EOD}}$  | OUT    | LV                          | PIO end of DMA, active low                    |
| 30                                   | $\overline{\text{PRTR}}$ | OUT    | LV                          | PIO ready to read, active low                 |
| 31                                   | $\overline{\text{PRTW}}$ | OUT    | LV                          | PIO ready to write, active low                |
| 32                                   | PR                       | IN     | VDD                         | PIO DMA request, active high                  |
| 33                                   | $\overline{\text{PCS}}$  | IN     | VSS                         | PIO chip select, active low                   |
| 34                                   | PI19                     | IN/OUT | LV                          | PIO data bit[7] (MSB)                         |
| 35                                   | PI18                     | IN/OUT | LV                          | PIO data bit[6]                               |
| 36                                   | PI17                     | IN/OUT | LV                          | PIO data bit[5]                               |
| 37                                   | PI16                     | IN/OUT | LV                          | PIO data bit[4]                               |
| 38                                   | PI15                     | IN/OUT | LV                          | PIO data bit[3]                               |
| 39                                   | PI14                     | IN/OUT | LV                          | PIO data bit[2]                               |
| 40                                   | PI13                     | IN/OUT | LV                          | PIO data bit[1]                               |
| 41                                   | PI12                     | IN/OUT | LV                          | PIO data bit[0] (LSB)                         |
| 42                                   | SOD                      | OUT    | LV                          | Serial output data                            |
| 43                                   | SOI                      | OUT    | LV                          | Serial output word identification             |
| 44                                   | SOC                      | OUT    | LV                          | Serial output clock                           |
| 45                                   | SID                      | IN/OUT | X                           | Serial input data, interface A                |
| 46                                   | SII                      | IN/OUT | X                           | Serial input word identification, interface A |
| 47                                   | SIC                      | IN/OUT | X                           | Serial input clock, interface A               |
| 48                                   | SPDO                     | OUT    | LV                          | S/PDIF output interface                       |
| 49                                   | SIBD                     | IN     | VSS                         | Serial input data, interface B                |
| 50                                   | SIBC                     | IN     | VSS                         | Serial input clock, interface B               |
| 51                                   | SIBI                     | IN     | VSS                         | Serial input word identification, interface B |
| 52                                   | SPDI2                    | IN     | LV                          | Active differential S/PDIF input 2            |
| 53                                   | SPDI1                    | IN     | LV                          | Active differential S/PDIF input 1            |
| 54                                   | SPDIR                    | IN     | LV                          | Reference differential S/PDIF input 1 and 2   |

| Pin No.<br>PLQFP/<br>PMQFP<br>64-pin | Pin Name | Type   | Connection<br>(If not used) | Short Description                   |
|--------------------------------------|----------|--------|-----------------------------|-------------------------------------|
| 55                                   | FILTL    | IN     | X                           | Feedback input for left amplifier   |
| 56                                   | AVDD0    | SUPPLY | X                           | Analog supply for output amplifiers |
| 57                                   | OUTL     | OUT    | LV                          | Left analog output                  |
| 58                                   | OUTR     | OUT    | LV                          | Right analog output                 |
| 59                                   | AVSS0    | SUPPLY | X                           | Analog ground for output amplifiers |
| 60                                   | FILTR    | IN     | X                           | Feedback for right output amplifier |
| 61                                   | AVSS1    | SUPPLY | X                           | Analog ground                       |
| 62                                   | VREF     |        | X                           | Analog reference ground             |
| 63                                   | PVDD     | SUPPLY | X                           | Internal power supply               |
| 64                                   | AVDD1    | SUPPLY | X                           | Analog Supply                       |

### 4.3. Pin Descriptions

#### 4.3.1. Power Supply Pins

The use of all power supply pins is mandatory to achieve correct function of the MAS 35x9F.

**VDD, VSS** **SUPPLY**  
Digital supply pins.

**XVDD, XVSS** **SUPPLY**  
Supply for digital output pins.

**I2CVDD** **SUPPLY**  
Supply for I<sup>2</sup>C interface circuitry. This net uses VSS or XVSS as the ground return line.

**PVDD** **SUPPLY**  
Auxiliary pin for analog circuitry. This pin has to be connected via a 3-nF capacitor to AVDD1. Extra care should be taken to achieve a low inductance PCB line.

**AVDD0/AVSS0** **SUPPLY**  
Supply for analog output amplifier.

**AVDD1/AVSS1** **SUPPLY**  
Supply for internal analog circuits (A/D, D/A converters, clock, PLL, S/PDIF input).

AVDD0/AVSS0 and AVDD1/AVSS1 should receive the same supply voltages.

#### 4.3.2. Analog Reference Pins

**AGNDC**  
Internal analog reference voltage. This pin serves as the internal ground connection for the analog circuitry.

**VREF**  
Analog reference ground. All analog inputs and outputs should drive their return currents using separate traces to a ground starpoint close to this pin. Connect to AVSS1. This reference pin should be as noise free as possible.

#### 4.3.3. DC/DC Converters and Battery Voltage Supervision

**DCSG1/DCSG2** **SUPPLY**  
DC/DC converters switch ground. Connect using separate wide trace to negative pole of battery cell. Connect also to AVSS0/1 and VSS/XVSS, VREF.

**DCSO1/DCSO2** **SUPPLY**  
DC/DC converter switch connection. If the respective DC/DC converter is not used, this pin must be left vacant.

**VSENS1/VSENS2** **IN**  
Sense input and power output of DC/DC converters. If the respective DC/DC converter is not used, this pin should be connected to a supply to enable proper function of the PUP-signals.

**DCEN** **IN**  
Enable signal for both DC/DC converters. If none of the DC/DC converters is used, this pin must be connected to VSS.

**PUP** **OUT**  
Power-up. This signal is set when the required voltages are available at both DC/DC converter output pins VSENS1 and VSENS2. The signal is cleared when both voltages have dropped below the reset level in the DCCF Register.

**VBAT** **IN**  
Analog input for battery voltage supervision.

#### 4.3.4. Oscillator Pins and Clocking

**XTI** **IN**  
**XTO** **OUT**  
The XTI pin is connected to the input of the internal crystal oscillator, the XTO pin to its output. Each pin should be directly connected to the crystal and to a ground-connected capacitor (see application diagram, Fig. 4–33 on page 80).

**CLKO** **OUT**  
The CLKO can drive an output clock line.

#### 4.3.5. Control Lines

**I2CC** **SCL** **IN/OUT**  
**I2CD** **SDA** **IN/OUT**  
Standard I<sup>2</sup>C control lines.

**DVS** **IN**  
I<sup>2</sup>C device address selector. Connect this pin either to VDD (I<sup>2</sup>C device address: 3E/3F<sub>hex</sub>) or VSS (I<sup>2</sup>C device address: 3C/3D<sub>hex</sub>) to select a proper I<sup>2</sup>C device address (see also Table 3–1 on page 19).

#### 4.3.6. Parallel Interface Lines

**PI12..PI19** **IN/OUT**  
The PIO input pins PI12..PI19 are used as 8-bit I/O interface to a microcontroller in order to transfer compressed and uncompressed data. PI12 is the LSB, PI19 the MSB.

##### 4.3.6.1. PIO Handshake Lines

**PCS** **IN**  
The PIO chip select  $\overline{\text{PCS}}$  must be set to '0' to activate the PIO in operation mode.

**PR** **IN**  
Pin PR must be set to '1' to validate data output from MAS 35x9F PIO pins.

**PRTW** **OUT**  
Ready to read. This signal indicates that the MAS 35x9F is able to receive data in PIO input mode.

**PRTW** **OUT**  
Ready to write. This pin indicates that MAS 35x9F has data available for PIO output mode.

**EOD** **OUT**  
EOD indicates the end of an DMA cycle in the IC's PIO input mode. In 'serial' input mode it is used as Demand signal, that indicates that new input data are required.

#### 4.3.7. Serial Input Interface (SDI)

|            |                    |               |
|------------|--------------------|---------------|
| <b>SID</b> | <b>DATA</b>        | <b>IN/OUT</b> |
| <b>SII</b> | <b>WORD STROBE</b> | <b>IN/OUT</b> |
| <b>SIC</b> | <b>CLOCK</b>       | <b>IN/OUT</b> |

I<sup>2</sup>S compatible serial interface A for digital audio data. In the standard firmware this interface is not used.  
Note: Please refer to Bit [0] of Table 3–9

#### 4.3.8. Serial Input Interface B (SDIB)

|             |                    |           |
|-------------|--------------------|-----------|
| <b>SIBD</b> | <b>DATA</b>        | <b>IN</b> |
| <b>SIBI</b> | <b>WORD STROBE</b> | <b>IN</b> |
| <b>SIBC</b> | <b>CLOCK</b>       | <b>IN</b> |

The serial interface B is primarily used as bitstream input interface. The SIBI line must be connected to VSS in the standard application.

#### 4.3.9. Serial Output Interface (SDO)

|            |                    |               |
|------------|--------------------|---------------|
| <b>SOD</b> | <b>DATA</b>        | <b>OUT</b>    |
| <b>SOI</b> | <b>WORD STROBE</b> | <b>OUT</b>    |
| <b>SOC</b> | <b>CLOCK</b>       | <b>IN/OUT</b> |

Data, Frame Indication, and Clock line of the serial output interface. The SOI is reconfigurable and can be adapted to several I<sup>2</sup>S compliant modes.

**4.3.10. S/PDIF Input Interface**

**SPDI1** IN  
**SPDI2** IN  
**SPDIR** IN

SPDIF1 and SPDIF2 are alternative input pins for S/PDIF sources according to the IEC 958 consumer specification are used in conjunction with download software only. A switch at D0:ff6 selects one of these pins at a time. The SPDIR pin is a common reference for both input lines (see Fig. 4–33 on page 80).

**4.3.11. S/PDIF Output Interface**

**SPDO** OUT

The SPDO pin provides an digital output with standard CMOS level that is compliant to the IEC 958 consumer specification.

**4.3.12. Analog Input Interfaces**

In the standard MPEG-decoding DSP firmware the analog inputs are not used. However, they can be selected as a source for the D/A converters (set MIX ADC scale of the D/A Converter Source Mixer, Register 00 06<sub>hex</sub> in Table 3–15).

**MICIN** IN  
**MICBI** IN

The MICIN input may be directly used as electret microphone input, which should be connected as described in application information (see Fig. 4–33 on page 80). The MICBI signal provides the supply voltage for these microphones.

**INL** IN  
**INR** IN

INL and INR are analog line-in input lines. They are connected to the embedded stereo A/D converter of the MAS 35x9F. The sources should be AC coupled. The reference ground for these analog input pins is the VREF pin.

**4.3.13. Analog Output Interfaces**

**OUTL** OUT  
**OUTR** OUT

OUTL and OUTR are left and right analog outputs, that may be directly connected to the headphones as described in the application information (see Fig. 4–33 on page 80).

**FILT** IN  
**FILTR** IN

Connection to input terminal of output amplifier. Can be used to connect a capacitance from OUTL respectively OUTR to FILTL respectively FILTR in parallel to feedback resistor and thus implement a low pass filter to reduce the out-of-band noise of the DAC.

**4.3.14. Miscellaneous**

**SYNC** OUT

The SYNC signal indicates the detection of a frame start in the input data of MAS 35x9F. Usually this signal generates an interrupt in the controller.

**POR** IN

The Power-On Reset pin is used to reset the whole MAS 35x9F. The POR is an active-low signal (see Fig. 4–33 on page 80)

**TE** IN

The TE pin is for production test only and must be connected with VSS in all applications.

4.4. Pin Configurations






Fig. 4–3: PLQFP64/PMQFP64 package


#### 4.5. Internal Pin Circuits




**Fig. 4-4:** Input pins  $\overline{\text{PCS}}$ ,  $\text{PR}$




**Fig. 4-5:** Input pin  $\text{TE}$ ,  $\text{DVS}$ ,  $\overline{\text{POR}}$




**Fig. 4-6:** Input pin  $\text{DCEN}$




**Fig. 4-7:** Input/output pins  $\text{SOC}$ ,  $\text{SOI}$ ,  $\text{SOD}$ ,  $\text{PI12...PI19}$ ,  $\text{SPDO}$




**Fig. 4-8:** Input pins  $\text{SIC}$ ,  $\text{SII}$ ,  $\text{SID}$




**Fig. 4-9:** Input pins  $\text{SIBC}$ ,  $\text{SIBI}$ ,  $\text{SIBD}$




**Fig. 4-10:** Input/output pins  $\text{I2CC}$ ,  $\text{I2CD}$



**Fig. 4-11:** Input/output pins  $\text{DCSO1/2}$ ,  $\text{DCSG1/2}$ ,  $\text{VSENS1/2}$



**Fig. 4-12:** Output pins  $\overline{\text{PRTW}}$ ,  $\overline{\text{EOD}}$ ,  $\overline{\text{PRTR}}$ ,  $\text{CLKO}$ ,  $\text{SYNC}$ ,  $\text{PUP}$



**Fig. 4-13:** Clock oscillator  $\text{XTI}$ ,  $\text{XTO}$




Fig. 4-14: Analog input pins MICIN, INL, INR




Fig. 4-15: Microphone bias pin (MICBI)




Fig. 4-16: Analog outputs OUTL(R) and connections for filter capacitors FILTL(R)




Fig. 4-17: Analog ground generation with pin to connect external capacitor




Fig. 4-18: S/PDIF inputs




Fig. 4-19: Battery voltage monitor VBAT



## 4.6. Electrical Characteristics

### 4.6.1. Absolute Maximum Ratings

| Symbol   | Parameter   | Pin Name                                       | Min. | Max.                   | Unit |
|--|---|--|------|------------------------|------|
| T <sub>A</sub>   | Ambient operating temperature                     |  | −40  | 85                     | °C   |
| T <sub>S</sub>   | Storage temperature                               |  | −40  | 125                    | °C   |
| P <sub>TOT</sub>   | Power dissipation                                 | VDD, XVDD,<br>AVDD0/1,<br>I2CVDD               |      | 650                    | mW   |
| V <sub>SUP</sub>   | Supply voltage                                    | VDD, XVDD,<br>I2CVDD,<br>AVDD0/1 <sup>1)</sup> | −0.3 | 6                      | V    |
| V <sub>I2C</sub>   | Input voltage, I <sup>2</sup> C-Pins              | I2CC,<br>I2CD                                  | −0.3 | 6                      | V    |
| V <sub>Idig</sub>  | Input voltage, all digital inputs                 |  | −0.3 | V <sub>SUP</sub> + 0.3 | V    |
| I <sub>Idig</sub>  | Input current, all digital inputs                 |  | −20  | +20                    | mA   |
| V <sub>Iana</sub>  | Input voltage, all analog inputs                  |  | −0.3 | V <sub>SUP</sub> + 0.3 | V    |
| I <sub>Iana</sub>  | Input current, all analog inputs                  |  | −5   | +5                     | mA   |
| I <sub>Oaudio</sub>  | Output current, audio output <sup>2)</sup>        | OUTL/R   | −0.2 | 0.2                    | A    |
| I <sub>Odig</sub>  | Output current, all digital outputs <sup>3)</sup> |  | −50  | +50                    | mA   |
| I <sub>Odcdc1</sub>  | Output current DCDC converter 1                   | DCSO1  |      | 1.5                    | A    |
| I <sub>Odcdc2</sub>  | Output current DCDC converter 2                   | DCSO2  |      | 1.5                    | A    |
| <sup>1)</sup> Both AVDD0 and AVDD1 have to be connected together!<br><sup>2)</sup> These pins are not short-circuit proof!<br><sup>3)</sup> Total chip power dissipation must not exceed absolute maximum rating |   |  |      |                        |      |

Stresses beyond those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the “Recommended Operating Conditions/Characteristics” of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

#### 4.6.2. Recommended Operating Conditions

**Table 4–1:** Temperature range (T = 0-70 °C) and supply voltages

| Symbol   | Parameter   | Pin Name  | Min.                                    | Typ. | Max. | Unit               |
|--|---|-----------|---|------|------|--------------------|
| V <sub>SUPD1</sub> <sup>1)</sup>   | Digital supply voltage (decoder)                                      | VDD, XVDD | 2.5                                     | 2.7  | 3.6  | V                  |
| V <sub>SUPD2</sub>   | Digital supply voltage (G.729 A encoder/SD/AAC)                       |           | 2.7                                     | 2.9  | 3.6  |                    |
| V <sub>SUPI2C</sub>  | I <sup>2</sup> C bus supply voltage                                   | I2CVDD    | V <sub>SUPDn</sub> <sup>2)</sup> at VDD |      | 3.9  | V                  |
| V <sub>SUPA</sub>  | Analog audio supply voltage   | AVDD0/1   | 2.2                                     | 2.7  | 3.6  | V                  |
|  | Analog audio supply voltage in relation to the digital supply voltage |           | 0.62                                    |      | 1.6  | V <sub>SUPDn</sub> |
| V <sub>SUPx</sub>  | PIN supply voltage  | XVDD      | 2.5                                     |      | 3.6  | V                  |
|  | PIN supply voltage in relation to digital supply voltage              |           | 0.62                                    |      | 1.6  | V <sub>SUPDn</sub> |
| 1) For SD-card decryption, the minimum voltage will be defined in a supplement.<br>2) n = 1, 2 |   |           |   |      |      |                    |

**Table 4–2:** Reference frequency generation and crystal recommendation

| Symbol   | Parameter  | Pin Name | Min.               | Typ.   | Max.               | Unit            |
|--|--|----------|--------------------|--------|--------------------|-----------------|
| External Clock Input Recommendations   |  |          |                    |        |                    |                 |
| f <sub>CLK</sub>   | Clock frequency  | XTI, XTO | 13.0 <sup>2)</sup> | 18.432 | 20.0 <sup>1)</sup> | MHz             |
| V <sub>CLKI</sub>  | Clockamplitude of external clock fed into XTI at V <sub>AVDD</sub> = 2.2 V | XTI      | 0.7                |        | 1.05               | V <sub>PP</sub> |
|  | Clockamplitude of external clock fed into XTI at V <sub>AVDD</sub> = 2.7 V |          | 0.55               |        | 1.5                |                 |
|  | Clockamplitude of external clock fed into XTI at V <sub>AVDD</sub> = 3.3 V |          | 0.45               |        | 1.75               |                 |
|  | Clockamplitude of external clock fed into XTO at V <sub>AVDD</sub> = 2.2 V | XTO      | 1.25               |        | 2.2                |                 |
|  | Clockamplitude of external clock fed into XTO at V <sub>AVDD</sub> = 2.7 V |          | 0.75               |        | 2.7                |                 |
|  | Clockamplitude of external clock fed into XTO at V <sub>AVDD</sub> = 3.3 V |          | 0.55               |        | 3.3                |                 |
|  | Duty cycle   | XTI, XTO | 45                 | 50     | 55                 | %               |
| Crystal Recommendations  |  |          |                    |        |                    |                 |
| f <sub>p</sub>   | Load resonance frequency at C <sub>l</sub> = 20 pF                         | XTI, XTO |                    | 18.432 |                    | MHz             |
| Δf/f <sub>S</sub>  | Accuracy of frequency adjustment   |          | –50                |        | 50                 | ppm             |
| Δf/f <sub>S</sub>  | Frequency variation versus temperature                                     |          | –50                |        | 50                 | ppm             |
| R <sub>EQ</sub>  | Equivalent series resistance   |          |                    | 12     | 30                 | Ω               |
| C <sub>0</sub>   | Shunt (parallel) capacitance   |          |                    | 3      | 5                  | pF              |
| 1) extended to 28 MHz (see Table 3–3 on page 20)<br>2) depends on mode (see Table 4–3) |  |          |                    |        |                    |                 |

**Table 4–3:** Input clock frequency

| Symbol   | Parameter                      | Pin Name | Min.         | Typ. | Max. | Unit       |
|--|--------------------------------|----------|--------------|------|------|------------|
| f <sub>CLK</sub> <sup>1)</sup>   | G.729 Decoder<br>G.729 Encoder | XTI, XTO | 16.4<br>13.7 |      |      | MHz<br>MHz |
|  | MPEG Decoder                   |          | 11.0         |      |      | MHz        |
| 1) Minimum F <sub>CLK</sub> for SD-card decryption is defined in a supplement. |                                |          |              |      |      |            |

**Table 4–4:** Input levels

| Symbol    | Parameter  | Pin Name   | Min.               | Typ. | Max. | Unit |
|-----------|--|--|--------------------|------|------|------|
| $I_{IL}$  | Input low voltage<br>at $V_{SUP12C} = 2.5...3.6\text{ V}$  | I2CC,<br>I2CD  |                    |      | 0.3  | V    |
| $I_{IH}$  | Input high voltage<br>at $V_{SUP12C} = 2.5...3.6\text{ V}$ |  | 1.4                |      |      | V    |
| $I_{IL}$  | Input low voltage<br>at $V_{SUPx} = 2.5...3.6\text{ V}$    | $\overline{\text{POR}}$ ,<br>DCEN                              |                    |      | 0.2  | V    |
| $I_{IH}$  | Input high voltage<br>at $V_{SUPx} = 2.5...3.6\text{ V}$   |  | 0.9                |      |      | V    |
| $I_{ILD}$ | Input low voltage  | PI<I>,<br>SI(B)I,<br>SI(B)C,<br>SI(B)D, PR,<br>PCS,<br>TE, DVS |                    |      | 0.3  | V    |
| $I_{IHD}$ | Input high voltage   |  | $V_{SUPx}$<br>–0.5 |      |      | V    |

**Table 4–5:** Analog input and output recommendations

| Symbol   | Parameter   | Pin Name            | Min.  | Typ. | Max.  | Unit |
|--|---|---------------------|-------|------|-------|------|
| Analog Reference   |   |                     |       |      |       |      |
| C <sub>AGNDC1</sub>  | Analog filter capacitor   | AGNDC               | 1.0   | 3.3  |       | μF   |
| C <sub>AGNDC2</sub>  | Ceramic capacitor in parallel   |                     |       | 10   |       | nF   |
| C <sub>PVDD</sub>  | Capacitor for analog circuitry  | PVDD                | 3     |      |       | nF   |
| Analog Audio Inputs  |   |                     |       |      |       |      |
| C <sub>inAD</sub>  | DC-decoupling capacitor at A/D-converter inputs                           | INL/R               |       | 390  |       | nF   |
| C <sub>inMI</sub>  | DC-decoupling capacitor at microphone-input                               | MICIN               |       | 390  |       | nF   |
| C <sub>LMICBI</sub>  | Minimum-Capacitance at micro-phone bias                                   | MICBI               | 3.3   |      |       | nF   |
| Analog Audio Filter Outputs  |   |                     |       |      |       |      |
| C <sub>FILT</sub>  | Filter capacitor for headphone amplifier high-Q type, NP0 or C0G material | FILT/L/R<br>OUTL/R  | −20 % | 470  | +20 % | pF   |
| Analog Audio Output  |   |                     |       |      |       |      |
| Z <sub>AOL_HP</sub>  | Analog output load with stereo headphones                                 | OUTL/R              | 16    |      |       | Ω    |
|  |   |                     |       | 100  |       | pF   |
| DC/DC-Converter External Circuitry (please refer to application example) |   |                     |       |      |       |      |
| C <sub>1</sub>   | VSENS blocking (<100 mΩ ESR)  | VSENS1/2            |       | 330  |       | μF   |
| V <sub>TH</sub>  | Schottky diode threshold voltage  | DCSO1/2<br>VSENS1/2 | 0.39  |      |       | V    |
| L  | Ferrite core coil inductance  | DCSO1/2             |       | 22   |       | μH   |
| S/PDIF Interface Analog Input  |   |                     |       |      |       |      |
| C <sub>SPi</sub>   | S/PDIF coupling capacitor   | SPDI1/2<br>SPDIR    |       | 100  |       | nF   |


**4.6.3. Digital Characteristics**

at  $T = T_A$ ,  $V_{SUPD}$ ,  $V_{SUPA} = 2.5 \dots 3.6$  V,  $f_{Crystal} = 18.432$  MHz, Typ. values for  $T_A = 25$  °C in PQFP package

| Symbol                     | Parameter                     | Pin Name  | Min.                    | Typ. | Max. | Unit | Test Conditions   |
|----------------------------|-------------------------------|---|-------------------------|------|------|------|---|
| Digital Supply Voltage     |                               |   |                         |      |      |      |   |
| I <sub>SUPD</sub>          | Current consumption           | VDD,<br>XVDD,<br>I2CVDD   |                         | 39   |      | mA   | 2.5 V, sampling frequency ≥ 32 kHz  |
| I <sub>SUPD</sub>          | Current consumption           |   |                         | 24   |      | mA   | 2.5 V, sampling frequency ≤ 24 kHz  |
| I <sub>SUPD</sub>          | Current consumption           |   |                         | 15   |      | mA   | 2.5 V, sampling frequency ≤ 12 kHz  |
| I <sub>STANDBY</sub>       | Total current at stand-by     |   |                         |      | 10   | μA   | DSP off, Codec off, DC/DC off, AD and DAC off, no I <sup>2</sup> C access |
| Digital Outputs and Inputs |                               |   |                         |      |      |      |   |
| O <sub>DigL</sub>          | Output low voltage            | PI< >,<br>SOI,<br>SOC,<br>SOD,<br>EOD,<br>PRTR,<br>PRTW,<br>CLKO,<br>SYNC, PUP,<br>SPDO |                         |      | 0.3  | V    | I <sub>load</sub> = 2 mA  |
| O <sub>DigH</sub>          | Output low voltage            |   | V <sub>SUPx</sub> − 0.3 |      |      | V    | I <sub>load</sub> = −2 mA   |
| Z <sub>DigI</sub>          | Input impedance               | ALL DIGITAL INPUTS  |                         |      | 7    | pF   |   |
| I <sub>DLeak</sub>         | Digital input leakage current |   | −1                      |      | 1    | μA   | 0 V < V <sub>pin</sub> < V <sub>SUPD</sub>                                |

**4.6.3.1. I<sup>2</sup>C Characteristics**at T = 25°C, V<sub>SUPI2C</sub> = 2.5...3.6 V in PQFP package

| Symbol                                     | Parameter   | Pin Name   | Min. | Typ. | Max. | Unit                | Test Conditions            |
|--|---|------------|------|------|------|---------------------|----------------------------|
| <b>I<sup>2</sup>C Input Specifications</b> |   |            |      |      |      |                     |                            |
| f <sub>I2C</sub>                           | Upper limit I <sup>2</sup> C bus frequency operation                | I2CC       | 400  |      |      | kHz                 |                            |
| t <sub>I2C1</sub>                          | I <sup>2</sup> C START condition setup time                         | I2CC, I2CD | 300  |      |      | ns                  |                            |
| t <sub>I2C2</sub>                          | I <sup>2</sup> C STOP condition setup time                          | I2CC, I2CD | 300  |      |      | ns                  |                            |
| t <sub>I2C3</sub>                          | I <sup>2</sup> C clock low pulse time                               | I2CC       | 1250 |      |      | ns                  |                            |
| t <sub>I2C4</sub>                          | I <sup>2</sup> C clock high pulse time                              | I2CC       | 1250 |      |      | ns                  |                            |
| t <sub>I2C5</sub>                          | I <sup>2</sup> C data setup time before rising edge of clock        | I2CC       | 80   |      |      | ns                  |                            |
| t <sub>I2C6</sub>                          | I <sup>2</sup> C data hold time after falling edge of clock         | I2CC       | 80   |      |      | ns                  |                            |
| V <sub>I2COL</sub>                         | I <sup>2</sup> C output low voltage                                 | I2CC, I2CD |      |      | 0.4  | V                   | I <sub>load</sub> = 3 mA   |
| I <sub>I2COH</sub>                         | I <sup>2</sup> C output high leakage current                        | I2CC, I2CD |      |      | 1    | μA                  |                            |
| t <sub>I2COL1</sub>                        | I <sup>2</sup> C data output hold time after falling edge of clock  | I2CC, I2CD | 20   |      |      | ns                  |                            |
| t <sub>I2COL2</sub>                        | I <sup>2</sup> C data output setup time before rising edge of clock | I2CC, I2CD | 250  |      |      | ns                  | f <sub>I2C</sub> = 400 kHz |
| V <sub>I2CIL</sub>                         | I <sup>2</sup> C input low voltage                                  | I2CC, I2CD |      |      | 0.3  | V <sub>SUPI2C</sub> |                            |
| V <sub>I2CIH</sub>                         | I <sup>2</sup> C input high voltage                                 | I2CC, I2CD | 0.6  |      |      | V <sub>SUPI2C</sub> |                            |
| t <sub>W</sub>                             | Wait time   | I2CC, I2CD | 0    | 0.5  | 4    | ms                  |                            |

**Fig. 4–20: I<sup>2</sup>C timing diagram**


#### 4.6.3.2. Serial (I<sup>2</sup>S) Input Interface Characteristics (SDI, SDIB)

at  $T = T_A$ ,  $V_{SUPD}$ ,  $V_{SUPA} = 2.5 \dots 3.6$  V,  $f_{CRYSTAL} = 18.432$  MHz, Typ. values for  $T_A = 25$  °C in PQFP package

| Symbol      | Parameter  | Pin Name       | Min. | Typ. | Max. | Unit | Test Conditions   |
|-------------|--|----------------|------|------|------|------|---|
| $t_{SICLK}$ | I <sup>2</sup> S clock input clock period  | SI(B)C         |      | 325  |      | ns   | $f_S = 48$ kHz Stereo, 32 bits per sample (for demand mode see Table 4–6) |
| $t_{SIDS}$  | I <sup>2</sup> S data setup time before rising edge of clock (for continuous data stream: falling edge)  | SI(B)C, SI(B)D | 50   |      |      | ns   |   |
| $t_{SIDH}$  | I <sup>2</sup> S data hold time  | SI(B)D         | 50   |      |      | ns   |   |
| $t_{SIIS}$  | I <sup>2</sup> S ident setup time before rising edge of clock (for continuous data stream: falling edge) | SI(B)C, SI(B)I | 50   |      |      | ns   |   |
| $t_{SIH}$   | I <sup>2</sup> S ident hold time   | SI(B)I         | 50   |      |      | ns   |   |
| $t_{bw}$    | Burst wait time  | SI(B)C, SI(B)D | 480  |      |      |      |   |

**Table 4–6:** Maximum allowed sample clock frequency in Demand Mode

| $f_{Sample}$ (kHz) | $f_C$ (MHz) | min. $t_{SICLK}$ (ns) |
|--------------------|-------------|-----------------------|
| 48, 32             | 6.144       | 162                   |
| 44.1               | 5.6448      | 177                   |
| 24, 16             | 3.072       | 325                   |
| 22.05              | 2.8224      | 354                   |
| 12, 8              | 1.536       | 651                   |
| 11.025             | 1.4112      | 708                   |




**Fig. 4–21:** Continuous data stream at serial input A or B. In this mode, the word strobe  $SI(B)I$  is not used and the data are read at the falling edge of the clock (bit[2] in D0:346 is set).




**Table 4–7:** Allowed transmission delays of external data source MPEG1/2 Layer 2/3

| Symbol                   | Parameter   | Pin Name                | Min. | Typ. | Max. | Unit | Test Conditions                   |
|--------------------------|---|-------------------------|------|------|------|------|-----------------------------------|
| $t_{\text{START48-320}}$ | Allowed delay time before start of serial data transmission after assertion of signal at $\overline{\text{EOD}}$  | $\overline{\text{EOD}}$ |      |      | 3.1  | ms   | 48 kHz/s, 320 kbit/s              |
| $t_{\text{START48-64}}$  |   |                         |      |      | 5.7  | ms   | 48 kHz/s, 64 kbit/s               |
| $t_{\text{START24-320}}$ |   |                         |      |      | 4.2  | ms   | 24 kHz/s, 320 kbit/s              |
| $t_{\text{START24-32}}$  |   |                         |      |      | 9.2  | ms   | 24 kHz/s, 32 kbit/s               |
| $t_{\text{START12-64}}$  |   |                         |      |      | 23.1 | ms   | 12 kHz/s, 64 kbit/s               |
| $t_{\text{START12-16}}$  |   |                         |      |      | 25.6 | ms   | 12 kHz/s, 16 kbit/s               |
| $t_{\text{START8-64}}$   |   |                         |      |      | 34.8 | ms   | 8 kHz/s, 64 kbit/s                |
| $t_{\text{START8-8}}$    |   |                         |      |      | 38.4 | ms   | 8 kHz/s, 8 kbit/s                 |
| $t_{\text{STOP}}$        | Allowed delay time before stop of serial data transmission after deassertion of signal at $\overline{\text{EOD}}$ | $\overline{\text{EOD}}$ |      |      | 1.3  | ms   | Clock rate of input data 1 Mbit/s |


**Fig. 4–22:** Serial input of I<sup>2</sup>S signal**4.6.3.3. Serial Output Interface Characteristics (SDO)**

at  $T = T_A$ ,  $V_{\text{SUPD}}$ ,  $V_{\text{SUPA}} = 2.5 \dots 3.6 \text{ V}$ ,  $f_{\text{CRYSTAL}} = 18.432 \text{ MHz}$ , Typ. values for  $T_A = 25 \text{ }^\circ\text{C}$  in PQFP package

| Symbol             | Parameter   | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions                                     |
|--------------------|---|----------|------|------|------|------|---|
| $t_{\text{SOCLK}}$ | I <sup>2</sup> S clock output frequency                             | SOC      |      | 325  |      | ns   | $f_S = 48 \text{ kHz}$ Stereo<br>32 bits per sample |
| $t_{\text{SOISS}}$ | I <sup>2</sup> S word strobe delay time after falling edge of clock | SOC, SOI | 0    |      |      | ns   |   |
| $t_{\text{SOODC}}$ | I <sup>2</sup> S data delay time after falling edge of clock        | SOC, SOD | 0    |      |      | ns   |   |




**Fig. 4–23:** Serial output interface timing



**Fig. 4–24:** Sample timing of the SDO interface in 16 bit/sample mode

D0:346 settings are  
 bit[14] = 0 (SOC not inverted)  
 bit[11] = 1 (SOI delay)  
 bit[5] = 0 (word strobe not inverted)  
 bit[4] = 1 (16 bits/sample)




**Fig. 4–25:** Sample timing of the SDO interface in 32 bit/sample mode

D0:346 settings are  
 bit[14] = 0 (SOC not inverted)  
 bit[11] = 0 (no SOI delay)  
 bit[5] = 1 (word strobe inverted)  
 bit[4] = 0 (32 bits/sample)

**4.6.3.4. S/PDIF Input Characteristics**

at  $T = T_A$ ,  $V_{SUPD}$ ,  $V_{SUPA} = 2.5 \dots 3.6$  V,  $f_{Crystal} = 18.432$  MHz, Typ. values for  $T_A = 25$  °C in PQFP package.

| Symbol      | Parameter          | Pin Name            | Min. | Typ.  | Max. | Unit             | Test Conditions  |
|-------------|--------------------|---------------------|------|-------|------|------------------|--|
| $V_S$       | Signal amplitude   | SPDI1, SPDI2, SPDIR | 200  | 500   | 1000 | mV <sub>pp</sub> |  |
| $f_{s1}$    | Bi-phase frequency | SPDI1, SPDI2, SPDIR |      | 2.048 |      | MHz              | $\pm 1000$ ppm, $f_s = 48$ kHz   |
| $f_{s2}$    | Bi-phase frequency | SPDI1, SPDI2, SPDIR |      | 2.822 |      | MHz              | $\pm 1000$ ppm, $f_s = 44.1$ kHz   |
| $f_{s3}$    | Bi-phase frequency | SPDI1, SPDI2, SPDIR |      | 3.072 |      | MHz              | $\pm 1000$ ppm, $f_s = 32$ kHz   |
| $t_P$       | Bi-phase period    | SPDI1, SPDI2, SPDIR |      | 326   |      | ns               | at $f_s = 48$ kHz, (highest sampling rate)   |
| $t_R$       | Rise time          | SPDI1, SPDI2, SPDIR | 0    |       | 65   | ns               | at $f_s = 48$ kHz, (highest sampling rate)   |
| $t_F$       | Fall time          | SPDI1, SPDI2, SPDIR | 0    |       | 65   | ns               | at $f_s = 48$ kHz, (highest sampling rate)   |
|             | Duty cycle         | SPDI                | 40   | 50    | 60   | %                | at bit value=1 and $f_s = 48$ kHz  |
| $t_{H1,L1}$ |                    | SPDI                | 81   |       | 163  | ns               | minimum/maximum pulse duration with a level above 90 % or below 10 % and at $f_s = 48$ kHz |
| $t_{H0,L0}$ |                    | SPDI                | 163  |       | 244  | ns               | minimum/maximum pulse duration with a level above 90 % or below 10 % and at $f_s = 48$ kHz |



**Fig. 4–26:** Timing of the S/PDIF input

4.6.3.5. S/PDIF Output Characteristics

at  $T = T_A$ ,  $V_{SUPD}$ ,  $V_{SUPA} = 2.5 \dots 3.6$  V,  $f_{CRYSTAL} = 18.432$  MHz, Typ. values for  $T_A = 25$  °C in PQFP package.

| Symbol      | Parameter          | Pin Name | Min. | Typ.       | Max. | Unit | Test Conditions  |
|-------------|--------------------|----------|------|------------|------|------|--|
| $f_{s1}$    | Bi-phase frequency | SPDO     |      | 3.072      |      | MHz  | $f_s = 48$ kHz   |
| $f_{s2}$    | Bi-phase frequency | SPDO     |      | 2.822      |      | MHz  | $f_s = 44.1$ kHz   |
| $f_{s3}$    | Bi-phase frequency | SPDO     |      | 2.048      |      | MHz  | $f_s = 32$ kHz   |
| $t_P$       | Bi-phase period    | SPDO     |      | 326        |      | ns   | at $f_s = 48$ kHz, (highest sampling rate)   |
| $t_R$       | Rise time          | SPDO     | 0    |            | 2    | ns   | $C_{load} = 10$ pF   |
| $t_F$       | Fall time          | SPDO     | 0    |            | 2    | ns   | $C_{load} = 10$ pF   |
|             | Duty cycle         | SPDO     |      | 50         |      | %    |  |
| $t_{H1,L1}$ |                    | SPDO     |      | 163        |      | ns   | minimum/maximum pulse duration with a level above 90% or below 10% and at $f_s = 48$ kHz |
| $t_{H0,L0}$ |                    | SPDO     |      | 326        |      | ns   | minimum/maximum pulse duration with a level above 90% or below 10% and at $f_s = 48$ kHz |
| $V_S$       | Signal amplitude   | SPDO     |      | $V_{SUPD}$ |      |      |  |




Fig. 4–27: Timing of the S/PDIF output

#### 4.6.3.6. PIO as Parallel Input Interface: DMA Mode

In decoding mode, the data transfer can be started after the EOD pin of the MAS 35x9F is set to “high”. After verifying this, the controller signalizes the sending of data by activating the PR line. The MAS 35x9F responds by setting the RTR line to the “low” level. The MAS 35x9F reads the data PI[19:12] and sets RTR to high after rising edge of PR. After RTR is set to high, the mC sets PR to low. The next data word write operation will be initialized again by setting the PR line via the controller. Please refer to Figure 4–28 for the exact timing.

The procedure above will be repeated until the MAS 35x9F sets the EOD signal to “0” which indicates that the transfer of one data block has been executed. Subsequently, the controller should set PR to “0”, wait until EOD rises again and then repeat the procedure to send the next block of data. The DMA buffer for MPEG decoding is 30 bytes long. The size for G.729 is 10 bytes.

Table 4–8: PIO input DMA mode timing

| Symbol     | Pin Name             | Min.  | Max.  | Unit    |
|------------|----------------------|-------|-------|---------|
| $t_{st}$   | PR, $\overline{EOD}$ | 0.010 | 2000  | $\mu s$ |
| $t_r$      | PR, $\overline{RTR}$ | 40    | 160   | ns      |
| $t_{pd}$   | PR, PI[19:12]        | 120   | 480   | ns      |
| $t_{set}$  | PI[19:12]            | 160   |       | ns      |
| $t_h$      | PI[19:12]            | 160   |       | ns      |
| $t_{rtrq}$ | RTR                  | 200   | 30000 | ns      |
| $t_{pr}$   | PR                   | 480   |       | ns      |
| $t_{rpr}$  | PR, $\overline{RTR}$ | 160   |       | ns      |
| $t_{eod}$  | PR, $\overline{EOD}$ | 40    | 160   | ns      |
| $t_{eodq}$ | EOD                  | 2.5   | 500   | $\mu s$ |




Fig. 4–28: Handshake protocol for writing MPEG data to the PIO-DMA

4.6.3.7. PIO As Parallel Input Interface:  
Program Download Mode

Handshaking for PIO input in Program Download Mode is accomplished through the RTR, PCS, and PI12..PI19 signal lines (see Fig. 4–29). The PR line should be set to low level.

The MAS 35x9F will drive RTR low as soon as it is ready to receive a byte and RTR will stay low until one byte has been written. Writing of a byte is performed with a PCS pulse, driven by the microcontroller. The MAS 35x9F reads data after the falling edge of PCS and will finish the cycle by setting RTR to high level after the rising edge of PCS. The next data transfer is initialized by the MAS 35x9F by driving the RTR line.

Table 4–9: PIO Program Download Mode timing

| Symbol         | Pin  | Min. | Max. | Unit |
|----------------|--|------|------|------|
| t <sub>0</sub> | $\overline{\text{RTR}}, \overline{\text{PCS}}$ | 0    |      | μs   |
| t <sub>1</sub> | PCS  | 150  |      | ns   |
| t <sub>2</sub> | $\overline{\text{PCS}}, \overline{\text{RTR}}$ | 0    | 30   | ns   |
| t <sub>3</sub> | RTR  | 0.4  | 5    | μs   |
| t <sub>4</sub> | PI   | 50   |      | ns   |
| t <sub>5</sub> | PI   | 50   |      | ns   |




Fig. 4–29: PIO program download mode timing

#### 4.6.3.8. PIO as Parallel Output Interface


Some downloadable software may use the PIO interface (lines PI19...PI12) as output. The data transfer rate and conditions are defined by the software function.

Handshaking for PIO output mode is accomplished through the RTW, PCS, and PI12..PI19 signal lines (see Fig. 4–30). The PR line has to be set to high level.

RTW will go low as soon as a byte is available in the output buffer and will stay low until a byte has been read. Reading of a byte is performed with a PCS pulse. Data is latched out from the MAS on the falling edge of PCS and removed from the bus on the rising edge of PCS.

**Table 4–10:** PIO output mode timing

| Symbol | Pin  | Min.  | Max.  | Unit          |
|--------|--|-------|-------|---------------|
| $t_0$  | $\overline{\text{RTW}}, \overline{\text{PCS}}$ | 0.010 | 1800  | $\mu\text{s}$ |
| $t_1$  | PCS  | 0.330 |       | $\mu\text{s}$ |
| $t_2$  | $\overline{\text{PCS}}, \overline{\text{RTW}}$ | 0.010 |       | $\mu\text{s}$ |
| $t_3$  | RTW  | 0.330 | 10000 | $\mu\text{s}$ |
| $t_4$  | PI   | 0.330 |       | $\mu\text{s}$ |
| $t_5$  | PI   | 0.081 |       | $\mu\text{s}$ |



**Fig. 4–30:** Output timing

## 4.6.4. Analog Characteristics

at  $T = T_A$ ,  $V_{SUPDn}$ ,  $V_{SUPx} = 2.5 \dots 3.6 \text{ V}$ ,  $V_{SUPA} = 2.2 \dots 3.6 \text{ V}$ ,  $f_{CRYSTAL} = 13 \dots 20 \text{ MHz}$ ,  
typical values at  $T_A = 25 \text{ }^\circ\text{C}$  and  $f_{CRYSTAL} = 18.432 \text{ MHz}$  in PQFP package

| Symbol               | Parameter                              | Pin Name | Min. | Typ. | Max.                   | Unit              | Test Conditions  |
|----------------------|--|----------|------|------|------------------------|-------------------|--|
| Analog Supply        |  |          |      |      |                        |                   |  |
| I <sub>AVDD</sub>    | Current consumption analog audio       | AVDD0/1  |      | 5    |                        | mA                | V <sub>SUPA</sub> = 2.2 V, Mute                                |
| I <sub>QOSC</sub>    | Current consumption crystal oscillator | AVDD0/1  |      | 200  |                        | μA                | Codec = off<br>DSP = off<br>DC/DC = on                         |
| I <sub>STANDBY</sub> |  |          |      |      | 10                     |                   | Codec = off<br>DSP = off<br>DC/DC = off                        |
| Crystal Oscillator   |  |          |      |      |                        |                   |  |
| V <sub>DCCLK</sub>   | DC voltage at oscillator pins          | XTI, XTO |      | 0.5  |                        | V <sub>SUPA</sub> |  |
| V <sub>ACLK</sub>    | Clock amplitude                        |          | 0.5  |      | V <sub>SUPA</sub> −0.5 | V <sub>PP</sub>   | if crystal is used   |
| C <sub>IN</sub>      | Input capacitance                      |          |      | 3    |                        | pF                |  |
| R <sub>OUT</sub>     | Output resistance                      | XTO      |      | 220  |                        | Ω                 | V <sub>SUPA</sub> = 2.2 V                                      |
|                      |  |          |      | 125  |                        |                   | V <sub>SUPA</sub> = 2.7 V                                      |
|                      |  |          |      | 94   |                        |                   | V <sub>SUPA</sub> = 3.3 V                                      |
| Analog Reference     |  |          |      |      |                        |                   |  |
| V <sub>AGNDC</sub>   | Analog Reference Voltage               | AGNDC    |      |      |                        | V                 | R <sub>L</sub> >> 10 MΩ, referred to VREF                      |
|                      |  |          |      |      |                        |                   | V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub> |
|                      |  |          |      | 1.1  |                        |                   | >2.2 V 00  |
|                      |  |          |      | 1.3  |                        |                   | >2.4 V 01  |
|                      |  |          |      | 1.6  |                        |                   | >3.0 V 10  |
| V <sub>MICBI</sub>   | Bias voltage for microphone            | MICBI    |      |      |                        |                   | V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub> |
|                      |  |          |      | 1.8  |                        |                   | >2.2 V 00  |
|                      |  |          |      | 2.13 |                        |                   | >2.4 V 01  |
|                      |  |          |      | 2.62 |                        |                   | >3.0 V 10  |
| R <sub>MICBI</sub>   | Source resistance                      | MICBI    |      | 180  |                        | Ω                 |  |
| I <sub>MAX</sub>     | Maximum current microphone bias        | MICBI    |      |      |                        | μA                | V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub> |
|                      |  |          |      | 300  |                        |                   | >2.2 V 00  |



| Symbol                    | Parameter   | Pin Name                   | Min. | Typ. | Max. | Unit      | Test Conditions  |
|---------------------------|---|----------------------------|------|------|------|-----------|--|
| <b>Analog Audio Input</b> |   |                            |      |      |      |           |  |
| $V_{AI}$                  | Analog line input clipping level (at minimum analog input gain, i.e. -3 dB) | INL/R                      |      |      |      | $V_{pp}$  | $V_{SUPA}$ bits[15], [14] in register 6A <sub>hex</sub>  |
|                           |   |                            |      | 2.2  |      |           | >2.2 V 00  |
|                           |   |                            |      | 2.6  |      |           | >2.4 V 01  |
|                           |   |                            |      | 3.2  |      |           | >3.0 V 10  |
| $V_{MI}$                  | Microphone input clipping level (at minimum analog input gain, i.e. +21 dB) | MICIN                      |      |      |      | $mV_{pp}$ | $V_{SUPA}$ bits[15], [14] in register 6A <sub>hex</sub>  |
|                           |   |                            |      | 141  |      |           | >2.0 V 00  |
|                           |   |                            |      | 167  |      |           | >2.4 V 01  |
|                           |   |                            |      | 282  |      |           | >3.0 V 10  |
| $R_{inAI}$                | Analog line input resistance  | INL/R                      |      | 97   |      | $k\Omega$ | at minimum analog input gain, i.e. -3 dB   |
|                           |   |                            |      | 20   |      |           | at maximum analog input gain, i.e. +19.5 dB  |
|                           |   |                            |      | 67   |      |           | not selected   |
| $R_{inMI}$                | Microphone input resistance   | MICIN                      |      | 94   |      | $k\Omega$ | at minimum analog input gain, i.e. -21 dB  |
|                           |   |                            |      | 8    |      |           | at maximum analog input gain, i.e. +43.5 dB  |
|                           |   |                            |      | 94   |      |           | not selected   |
| $SNR_{AI}$                | Signal-to-noise ratio of line input   | INL/R                      |      | 74   |      | $dB(A)$   | BW = 20 Hz...20 kHz, analog gain = 0 dB, input 1 kHz at $V_{AI}$ -20 dB  |
| $SNR_{MI}$                | Signal-to-noise ratio of microphone input                                   | MICIN                      |      | 73   |      | $dB(A)$   | BW = 20 Hz...20 kHz, analog gain = +21 dB, input 1 kHz at $V_{MI}$ -20 dB  |
| $THD_{AI}$                | Total harmonic distortion of analog inputs                                  | INL/R<br>MICIN             |      | 0.01 | 0.02 | %         | BW = 20 Hz...20 kHz, analog gain = 0 dB, resp. 24 dB, input 1 kHz at -3 dBFS = $V_{AI}$ -6 dB resp. $V_{MI}$ -6 dB |
| $XTALK_{AI}$              | Crosstalk attenuation left/right channel (analog inputs)                    | INL/R<br>MICIN             |      | 80   |      | $dB$      | f = 1 kHz, sine wave, analog gain = 0 dB, input = -3 dBFS  |
| $PSRR_{AI}$               | Power supply rejection ratio for analog audio inputs                        | AVDD0/1,<br>INL/R<br>MICIN |      | 45   |      | $dB$      | 1 kHz sine at 100 mV <sub>rms</sub>  |
|                           |   |                            |      | 20   |      | $dB$      | ≤100 kHz sine at 100 mV <sub>rms</sub>   |

| Symbol                | Parameter  | Pin Name | Min. | Typ.  | Max. | Unit            | Test Conditions  |
|-----------------------|--|----------|------|-------|------|-----------------|--|
| Audio Output          |  |          |      |       |      |                 |  |
| V <sub>AO1</sub>      | Analog output voltage AC                                 | OUTL/R   |      |       |      |                 | R <sub>L</sub> ≥1 kΩ<br>input = 0 dBFS digital<br>V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub>   |
|                       | at 0 dB output gain                                      |          |      | 1.56  |      | V <sub>pp</sub> | >2.2 V 00  |
|                       |  |          |      | 1.84  |      |                 | >2.4 V 01  |
|                       |  |          |      | 2.27  |      |                 | >3.0 V 10  |
|                       | at +3 dB output gain                                     |          |      | 2.20  |      | V <sub>pp</sub> | >2.2 V 00  |
|                       |  |          |      | 2.60  |      |                 | >2.6 V 01  |
|                       |  |          |      | 3.20  |      |                 | >3.2 V 10  |
| dV <sub>AO1</sub>     | Deviation of DC-level at analog output for AGNDC-Voltage | OUTL/R   | −20  |       | 20   | mV              |  |
| V <sub>AO2</sub>      | Analog output voltage AC                                 | OUTL/R   |      |       |      |                 | R <sub>L</sub> is 16 Ω headphone and 22 Ω seriesresistor<br>Input = 0 dBFS digital<br>(see Fig. 4–33 on page 80)<br>V <sub>SUPA</sub> bits[15], [14] in register 6A <sub>hex</sub> |
|                       | at 0 dB output gain                                      |          |      | 1.56  |      | V <sub>pp</sub> | >2.2 V 00  |
|                       |  |          |      | 1.84  |      |                 | >2.4 V 01  |
|                       |  |          |      | 2.27  |      |                 | >3.0 V 10  |
|                       | at +3 dB output gain                                     |          |      | 2.00  |      | V <sub>pp</sub> | >2.2 V 00  |
|                       |  |          |      | 2.40  |      |                 | >2.6 V 01  |
|                       |  |          |      | 3.00  |      |                 | >3.2 V 10  |
| R <sub>outAO</sub>    | Analog output resistance                                 | OUTL/R   |      |       | 6    | Ω               | analog gain = +3 dB,<br>input = 0 dBFS digital   |
| SNR <sub>AO</sub>     | Signal-to-noise ratio of analog output                   | OUTL/R   |      | 94    |      | dB(A)           | R <sub>L</sub> ≥16 Ω<br>BW = 20 Hz...20 kHz,<br>analog gain = 0 dB<br>input = −20 dBFS   |
| THD <sub>AO</sub>     | Total harmonic distortion (headphone)                    | OUTL/R   |      | 0.03  | 0.05 | %               | for R <sub>L</sub> ≥16 Ω plus 22 Ω series resistor<br>(see Fig. 4–33 on page 80)   |
|                       |  |          |      | 0.003 | 0.01 |                 | for R <sub>L</sub> ≥1 kΩ   |
| Lev <sub>MuteAO</sub> | Mute level   | OUTL/R   |      | −113  |      | dBV             | A-weighted<br>BW = 20 Hz...22 kHz,<br>no digital input signal,<br>analog gain = mute   |

| Symbol              | Parameter   | Pin Name       | Min. | Typ. | Max. | Unit | Test Conditions  |
|---------------------|---|----------------|------|------|------|------|--|
| XTALK <sub>AO</sub> | Crosstalk attenuation left/right channel (headphone)  | OUTLR          |      | 80   |      | dB   | f = 1 kHz, sine wave, OUTL/R: R <sub>L</sub> ≥ 16 Ω<br>(see Fig. 4–33 on page 80)<br>analog gain = 0 dB<br>input = –3 dBFS |
| PSRR <sub>AO</sub>  | Power supply rejection ratio for analog audio outputs | AVDD0/1 OUTL/R |      | 70   |      | dB   | 1 kHz sine at 100 mV <sub>rms</sub>  |
|                     |   |                |      | 35   |      | dB   | ≤100 kHz sine at 100 mV <sub>rms</sub>   |

#### 4.6.5. DC/DC Converter Characteristics

at T = T<sub>A</sub>, V<sub>in</sub> = 1.2 V, V<sub>outn</sub> = 3.0 V, f<sub>clk</sub> = 18.432 MHz, f<sub>sw</sub> = 384 kHz, PWM-mode, L = 22 μH, in PQFP package (unless otherwise noted) Typ. values for T<sub>A</sub> = 25 °C

| Symbol  | Parameter                           | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions  |
|---|-------------------------------------|----------|------|------|------|------|--|
| V <sub>IN</sub>                                       | Minimum start-up input voltage      | *        |      | 0.9  |      | V    | I <sub>LOAD</sub> ≤ 1 mA, DCCF = 5050 <sub>hex</sub> (reset)                       |
| V <sub>IN</sub>                                       | Minimum operating input voltage     |          |      |      |      |      | 1)   |
|   | DC1                                 |          |      | 0.7  |      | V    | I <sub>LOAD</sub> = 50 mA, DCCF = 5050 <sub>hex</sub> (reset)                      |
|   | DC2                                 |          |      | 0.8  |      | V    | I <sub>LOAD</sub> = 200 mA, DCCF = 5050 <sub>hex</sub> (reset)                     |
| V <sub>OUT</sub>                                      | Programmable output voltage range   | VSENSn   | 2.0  |      | 3.5  | V    | Voltage settings in DCCF register (I <sup>2</sup> C subaddress 76 <sub>hex</sub> ) |
| V <sub>OTOL</sub>                                     | Output voltage tolerance            | VSENSn   | –4   |      | 4    | %    | I <sub>LOAD</sub> = 20 mA<br>T <sub>A</sub> = 25 °C <sup>2)</sup>                  |
| I <sub>LOAD1</sub>                                    | Output current<br>1 battery cell    | VSENSn   |      |      | 200  | mA   | V <sub>IN</sub> = 0.9...1.5 V, 330 μF  |
| I <sub>LOAD2</sub>                                    | Output current<br>2 battery cells   |          |      |      | 600  | mA   | V <sub>IN</sub> = 1.8...3.0 V, 330 μF  |
| dV <sub>OUT</sub> /dV <sub>IN</sub> /V <sub>OUT</sub> | Line regulation                     | VSENSn   |      | 0.7  |      | %/V  | I <sub>LOAD</sub> = 20 mA  |
| dV <sub>OUT</sub> /V <sub>OUT</sub>                   | Load regulation                     | VSENSn   |      | –1.8 |      | %    | I <sub>LOAD</sub> = 20...200 mA,   |
| h <sub>max</sub>                                      | Maximum efficiency                  |          |      |      | 95   | %    | V <sub>IN</sub> = 2.4 V, V <sub>OUT</sub> = 3.5 V                                  |
| f <sub>switch</sub>                                   | Switching frequency                 | DCSON    | 297  | 384  | 576  | kHz  | (see Section 2.6.2. on page 12), (see Table 3–3)                                   |
| f <sub>startup</sub>                                  | Switching frequency during start-up | DCSON    |      | 250  |      | kHz  | VSENSn < 1.9 V   |
| I <sub>supPFM1</sub>                                  | Supply current in PFM mode          | VSENS1   |      | 75   |      | μA   | 3)   |
| I <sub>supPFM2</sub>                                  |                                     | VSENS2   |      | 135  |      |      |  |

| Symbol   | Parameter   | Pin Name        | Min. | Typ. | Max. | Unit          | Test Conditions                |
|--|---|-----------------|------|------|------|---------------|--------------------------------|
| $I_{\text{supPWM1}}$   | Supply current in PWM mode                        | VSNS1           |      | 265  |      | $\mu\text{A}$ | $V_{\text{SENSn}}$<br>3)<br>4) |
| $I_{\text{supPWM2}}$   |   | VSNS2           |      | 325  |      |               |                                |
| $I_{\text{Inmax}}$   | NMOS switch current limit<br>(low side switch)    | DCSON,<br>DCSGn |      | 1    |      | A             | PWM-Mode                       |
|  |   |                 |      | 0.4  |      | A             | PFM-Mode                       |
| $I_{\text{ptoff}}$   | PMOS switch turnoff current<br>(rectifier switch) | DCSON<br>VSENSn |      | 70   |      | mA            |                                |
| $R_{\text{on}}$  | NMOS switch on Resistance<br>(low side switch)    | DCSO1,<br>DCSG1 |      | 170  |      | m $\Omega$    |                                |
|  |   | DCSO2,<br>DCSG2 |      | 280  |      | m $\Omega$    |                                |
| $I_{\text{LEAK}}$  | Leakage current                                   | DCSON,<br>DCSGn |      | 0.1  |      | $\mu\text{A}$ | Converter off, no load         |
| 1) Since the regulators are bootstrapped, once started they will operate down to 0.7 V input voltage<br>2) PFM-mode regulates approx. 1% higher<br>3) Current into VSENSn Pin. VIN > VOUT + 0.4V; no DC/DC-Converter switching action present<br>4) Add. current of oscillator at PIN AVDD0/1, (see Section 4.6.4. on page 72) |   |                 |      |      |      |               |                                |

## 4.6.6. Typical Performance Characteristics











Fig. 4–31: Efficiency vs. Load Current




**Fig. 4–32: Maximum Load Current vs. Input Voltage**

**Note:** Efficiency is measured as  $V_{SENSEn} \times I_{LOAD} / (V_{in} \times I_{in})$ .  
 $I_{AVDD}$  is not included (Oscillator current)



- MMC/SDI-Card or SMC/CF-2+ used as storage media
- Dashed lines show optional (external) devices



**Fig. 4-33:** Application circuit of the MAS 35x9F. For connections of the DC/DC converters, please refer to Fig. 4-34.



4.8. Recommended DC/DC Converter Application Circuit

(Power optimized szenario, (see Fig. 2–7 on page 13))




Fig. 4–34: External circuitry for the DC/DC converters

---

## 5. Data Sheet History

### 1. Preliminary data sheet:

“MAS 35x9F, MPEG Layer 2/3, AAC Audio Decoder,  
G.729 Annex A Codec”, Aug. 01, 2001,  
6251-505-1PD.

First release of the preliminary data sheet.

Micronas GmbH  
Hans-Bunte-Strasse 19  
D-79108 Freiburg (Germany)  
P.O. Box 840  
D-79008 Freiburg (Germany)  
Tel. +49-761-517-0  
Fax +49-761-517-2174  
E-mail: docservice@micronas.com  
Internet: www.micronas.com

Printed in Germany  
Order No. 6251-505-1PD

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.