

# **Quad SPDT Switch**

# ADG333A


#### **FEATURES**

44 V Supply Maximum Ratings  $V_{SS}$  to  $V_{DD}$  Analog Signal Range Low On Resistance (45  $\Omega$  max) Low  $\Delta R_{ON}$  (5  $\Omega$  max) Low  $R_{ON}$  Match (4  $\Omega$  max) Low Power Dissipation Fast Switching Times  $t_{ON}$  < 175 ns  $t_{OFF}$  < 145 ns Low Leakage Currents (5 nA max) Low Charge Injection (10 pC max)

**Break-Before-Make Switching Action** 

APPLICATIONS
Audio and Video Switching
Battery Powered Systems
Test Equipment
Communication Systems

#### FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC "1" INPUT

#### **GENERAL DESCRIPTION**

The ADG333A is a monolithic CMOS device comprising four independently selectable SPDT switches. It is designed on an  $LC^2MOS$  process which provides low power dissipation yet achieves a high switching speed and a low on resistance.

The on resistance profile is very flat over the full analog input range ensuring good linearity and low distortion when switching audio signals. High switching speed also makes the part suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the part ideally suited for portable, battery powered instruments.

When they are ON, each switch conducts equally well in both directions and has an input signal range which extends to the power supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

#### **PRODUCT HIGHLIGHTS**

- Extended Signal Range
   The ADG333A is fabricated on an enhanced LC<sup>2</sup>MOS process, giving an increased signal range which extends to the supply rails.
- 2. Low Power Dissipation
- 3. Low R<sub>ON</sub>
- Single Supply Operation
   For applications where the analog signal is unipolar, the ADG333A can be operated from a single rail power supply. The part is fully specified with a single +12 V supply.

# ADG333A-SPECIFICATIONS<sup>1</sup>

**DUAL SUPPLY** ( $V_{DD} = +15 \text{ V}$ ,  $V_{SS} = -15 \text{ V}$ , GND = 0 V, unless otherwise noted)

Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range $R_{ON}$ $\Delta R_{ON}$ $R_{ON}$ Match	20 45	V <sub>SS</sub> to V <sub>DD</sub> 45 5 4	V Ω typ Ω max Ω max Ω max	$V_D = \pm 10 \text{ V}, \text{ I}_S = -1 \text{ mA}$ $V_D = \pm 5 \text{ V}, \text{ I}_S = -10 \text{ mA}$ $V_D = \pm 10 \text{ V}, \text{ I}_S = -10 \text{ mA}$
LEAKAGE CURRENTS Source OFF Leakage $I_S$ (OFF) Channel ON Leakage $I_D$ , $I_S$ (ON)	±0.1 ±0.25 ±0.1 ±0.4	±3 ±5	nA typ nA max nA typ nA max	$\begin{split} V_{\rm DD} &= +16.5 \ V, \ V_{\rm SS} = -16.5 \ V \\ V_{\rm D} &= \pm 15.5 \ V, \ V_{\rm S} = +15.5 \ V \\ Test \ Circuit \ 2 \\ V_{\rm S} &= V_{\rm D} = \pm 15.5 \ V \\ Test \ Circuit \ 3 \end{split}$
$\begin{array}{c} \hline \\ DIGITAL \ INPUTS \\ Input \ High \ Voltage, \ V_{INH} \\ Input \ Low \ Voltage, \ V_{INL} \\ Input \ Current \\ I_{INL} \ or \ I_{INH} \\ \end{array}$		2.4 0.8 ±0.005 ±0.5	V min V max μA typ μA max	$V_{IN} = 0 \text{ V or } V_{DD}$
DYNAMIC CHARACTERISTICS <sup>2</sup> t <sub>ON</sub> t <sub>OFF</sub> Break-Before-Make Delay, t <sub>OPEN</sub> Charge Injection  OFF Isolation  Channel-to-Channel Crosstalk  C <sub>S</sub> (OFF) C <sub>D</sub> , C <sub>S</sub> (ON)	90 80 10 2 10 72 85 5 20	175 145	ns typ ns max ns typ ns max ns min  pC typ pC max dB typ  dB typ  pF typ pF typ	$\begin{array}{c} R_L = 300 \; \Omega, \; C_L = 35 \; pF; \\ V_S = \pm 10 \; V; \; Test \; Circuit \; 4 \\ R_L = 300 \; \Omega, \; C_L = 35 \; pF; \\ V_S = \pm 10 \; V; \; Test \; Circuit \; 4 \\ R_L = 300 \; \Omega, \; C_L = 35 \; pF; \\ V_S = +5 \; V; \; Test \; Circuit \; 5 \\ V_D = 0 \; V, \; R_D = 0 \; \Omega, \; C_L = 10 \; nF; \\ V_{DD} = +15 \; V, \; V_{SS} = -15 \; V; \; Test \; Circuit \; 6 \\ R_L = 75 \; \Omega, \; C_L = 5 \; pF, \; f = 1 \; MHz; \\ V_S = 2.3 \; V \; rms, \; Test \; Circuit \; 7 \\ R_L = 75 \; \Omega, \; C_L = 5 \; pF, \; f = 1 \; MHz; \\ V_S = 2.3 \; V \; rms, \; Test \; Circuit \; 8 \\ \end{array}$
POWER REQUIREMENTS $I_{DD}$ $I_{SS}$ $V_{DD}/V_{SS}$	0.05 0.25 0.01 1	0.35 5 ±3/±20	mA typ mA max μA typ μA max V min/V max	Digital Inputs = 0 V or 5 V $ V_{DD}  =  V_{SS} $

Specifications subject to change without notice.

-2-REV. 0

 $<sup>^1</sup>Temperature$  range is as follows: B Version:  $-40\,^{\circ}C$  to  $+85\,^{\circ}C.$   $^2Guaranteed$  by design, not subject to production test.

# **SINGLE SUPPLY** $(V_{DD} = +12 \text{ V}, V_{SS} = 0 \text{ V} \pm 10\%, \text{GND} = 0 \text{ V}, \text{ unless otherwise noted})$

Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range R <sub>ON</sub>	35	0 to V <sub>DD</sub>	V Ω typ Ω max	$V_D = +1 \text{ V}, +10 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS Source OFF Leakage $I_S$ (OFF) Channel ON Leakage $I_D$ , $I_S$ (ON)	±0.1 ±0.25 ±0.1 ±0.4	±3 ±5	nA typ nA max nA typ nA max	$\begin{array}{c} V_{\rm DD} = +13.2 \ V \\ V_{\rm D} = 12.2 \ V/1 \ V, \ V_{S} = 1 \ V/12.2 \ V \\ Test \ Circuit \ 2 \\ V_{S} = V_{D} = 12.2 \ V/1 \ V \\ Test \ Circuit \ 3 \end{array}$
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current I <sub>INL</sub> or I <sub>INH</sub>		$2.4 \\ 0.8 \\ \pm 0.005 \\ \pm 0.5$	V min V max μΑ typ μΑ max	$V_{\rm IN}$ = 0 V or $V_{\rm DD}$
DYNAMIC CHARACTERISTICS <sup>2</sup> t <sub>ON</sub> t <sub>OFF</sub> Break-Before-Make Delay, t <sub>OPEN</sub> Charge Injection  OFF Isolation  Channel-to-Channel Crosstalk  C <sub>S</sub> (OFF) C <sub>D</sub> , C <sub>S</sub> (ON)	110 100 10 5 72 85 5 20	200 180	ns typ ns max ns typ ns max ns min ns min pC typ dB typ dB typ pF typ pF typ	$\begin{array}{c} R_L = 300~\Omega,~C_L = 35~pF;\\ V_S = +8~V;~Test~Circuit~4\\ R_L = 300~\Omega,~C_L = 35~pF;\\ V_S = +8~V;~Test~Circuit~4\\ R_L = 300~\Omega,~C_L = 35~pF;\\ V_S = +5~V;~Test~Circuit~5\\ V_D = 6~V,~R_D = 0~\Omega,~C_L = 10~nF;\\ V_{DD} = +12~V,~V_{SS} = -0~V;~Test~Circuit~6\\ R_L = 75~\Omega,~C_L = 5~pF,~f = 1~MHz;\\ V_S = 1.15~V~rms,~Test~Circuit~7\\ R_L = 75~\Omega,~C_L = 5~pF,~f = 1~MHz;\\ V_S = 1.15~V~rms,~Test~Circuit~8\\ \end{array}$
POWER REQUIREMENTS $I_{DD}$ $V_{DD}$	0.05 0.25	0.35 +3/+30	mA typ mA max V min/V max	$V_{\rm DD}$ = +13.5 V Digital Inputs = 0 V or 5 V

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## ADG333A

#### ABSOLUTE MAXIMUM RATINGS1

$(T_A = +25$ °C unless otherwise noted)
$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND $$
$V_{SS}$ to GND $\dots \dots +0.3~V$ to –30 $V$
Analog, Digital Inputs <sup>2</sup> $V_{SS}$ – 2 V to $V_{DD}$ + 2 V
or 20 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D 40 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range $\dots -65^{\circ}C$ to $+125^{\circ}C$
$eq:continuous_continuous$
Plastic Package
$\theta_{JA}$ , Thermal Impedance
Lead Temperature, Soldering (10 sec) +260°C

SOIC Package	
$\theta_{JA}$ , Thermal Impedance	74°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C
SSOP Package	
$\theta_{JA}$ , Thermal Impedance	130°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG333A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **ORDERING GUIDE**

Model	Temperature Range	Package Option*
ADG333ABN	-40°C to +85°C	N-20
ADG333ABR	-40°C to +85°C	R-20
ADG333ABRS	-40°C to +85°C	RS-20

 $<sup>*{\</sup>rm N}={\rm Plastic}$  DIP, R = Small Outline IC (SOIC). RS = Shrink Small Outline Package (SSOP).

Table I. Truth Table

Logic	Switch A	Switch B	
0	OFF	ON	
1	ON	OFF	


-4- REV. 0

ADG333A

TERMINOLOGY		$C_D$ , $C_S$ (ON)	"ON" Switch Capacitance.
S	Source Terminal. May be an input or output.	$t_{ON}$	Delay between applying the digital control input and the output switching on.
D	Drain Terminal. May be an input or output.		
IN	Logic Control Input.	$t_{\mathrm{OFF}}$	Delay between applying the digital control in-
$R_{ON}$	Ohmic resistance between D and S.		put and the output switching off.
$\Delta R_{ON}$	$R_{\mathrm{ON}}$ variation due to a change in the analog input voltage with a constant load current.	$t_{OPEN}$	Break Before Make delay when switches are configured as a multiplexer.
	Difference between the $R_{\text{ON}}$ of any two channels.	$V_{INL}$	Maximum input voltage for logic "0."
		$V_{INH}$	Minimum input voltage for logic "1."
I <sub>S</sub> (OFF)	Source leakage current with the switch	$I_{INL}$ ( $I_{INH}$ )	Input current of the digital input.
	"OFF."	Crosstalk	A measure of unwanted signal which is
I <sub>D</sub> (OFF)	Drain leakage current with the switch "OFF."		coupled through from one channel to another as a result of parasitic capacitance.
$I_D$ , $I_S$ (ON)	Channel leakage current with the switch "ON."	Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
$V_D(V_S)$	Analog voltage on terminals D, S.	Charge Injection	A measure of the glitch impulse transferred
$C_{S}$ (OFF)	"OFF" Switch Source Capacitance.		from the digital input to the analog output
$C_D$ (OFF)	"OFF" Switch Drain Capacitance.		during switching.

### PIN CONFIGURATION

### DIP/SOIC/SSOP



REV. 0 -5-

# ADG333A-Typical Performance Graphs




Figure 1.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Dual Supply




Figure 4.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures: Single Supply




Figure 7. Charge Injection as a Function of  $V_S$ 




Figure 2.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Single Power Supply




Figure 5. Leakage Currents as a Function of  $V_D$  ( $V_S$ ): Dual Supply




Figure 8. Switching Time as a Function of  $V_{DD}$ 




Figure 3.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures: Dual Supply




Figure 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ ): Single Supply







Figure 9. I<sub>DD</sub> as a Function of Switching Frequency

-6- REV. 0









Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage







Test Circuit 4. Switching Times






Test Circuit 5. Break-Before-Make Delay, t<sub>OPEN</sub>






Test Circuit 6. Charge Injection



Test Circuit 7. Off Isolation



Test Circuit 8. Channel-to-Channel Crosstalk

### ADG333A

### APPLICATIONS INFORMATION **ADG333A Supply Voltages**

The ADG333A can operate off a dual or signal supply. V<sub>SS</sub> should be connected to GND when operating with a single supply. When using a dual supply the ADG333A can also operate with unbalanced supplies, for example  $V_{DD} = 20 \text{ V}$  and  $V_{SS}$ = -5 V. The only restrictions are that  $V_{DD}$  to GND must not exceed 30 V,  $V_{SS}$  to GND must not drop below –30 V and  $V_{DD}$ to  $V_{SS}$  must not exceed +44 V. It is important to remember that the ADG333A supply voltage directly affects the input signal range, the switch ON resistance and the switching times of the part. The effects of the power supplies on these characteristics


can be clearly seen from the characteristic curves in this data sheet.

#### **Power Supply Sequencing**

When using CMOS devices care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet. This is also true for the ADG333A. Always sequence V<sub>DD</sub> on first followed by V<sub>SS</sub> and the logic signals. An external signal within the maximum specified ratings can then be safely presented to the source or drain of the switch

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



#### 0.5118 (13.00) 0.4961 (12.60) A A A A A A 0.2992 (7.60) 0.2914 (7.40) 0.4193 (10.65) 0.3937 88888 0.1043 (2.65) PIN 1 0.0291 (0.74) 0.0926 (2.35) 0.0098 (0.25) 0.0500 (1.27) 0.0118 (0.30) 0.0500 0.0192 (0.49) 0° 0.0157 (0.40)

(1.27) 0.0138 (0.35) PLANE


SEATING 0.0125 (0.32)

0.0091 (0.23)

20-Pin SOIC (R-20)

### 20-Pin SSOP (RS-20)

0.0040 (0.10)



IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS

REV. 0 -8-