

Isolated Half-Bridge Driver, 0.1 A Amp Output

Preliminary Technical Data

ADuM1230

FEATURES

Isolated high-side and low-side outputs

High-side or low-side relative to input: $\pm 700\,V_{PEAK}$

High-side/low-side differential: 700 VPEAK

0.1 A peak output current

High frequency operation: 5 MHz max

High common-mode transient immunity: >50 kV/μs

High temperature operation: 105°C

Wide body, 16-lead SOIC

UL1577 2500 V rms input-to-output withstand voltage

APPLICATIONS

Isolated IGBT/MOSFET gate drives Plasma displays Industrial inverters Switching power supplies

GENERAL DESCRIPTION


The ADuM1230¹ is an isolated half-bridge gate driver that employs Analog Devices' *i*Coupler* technology to provide independent and isolated high-side and low-side outputs. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to optocoupler-based solutions.

By avoiding the use of LEDs and photodiodes, this *i*Coupler gate drive device is able to provide precision timing characteristics not possible with optocouplers. Furthermore, the reliability and performance stability problems associated with optocoupler LEDs are avoided.

In comparison to gate drivers employing high voltage level translation methodologies, the ADuM1230 offers the benefit of true, galvanic isolation between the input and each output. Each output may be operated up to $\pm700~V_P$ relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between the high-side and low-side can be as high as $700~V_P$.

As a result, the ADuM1230 provides reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive or negative switching voltages.

FUNCTIONAL BLOCK DIAGRAM



Rev. PrI December 1, 2005 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

¹ Protected by U.S. Patents 5,952,849 and 6,291,907.

ADuM1230

Preliminary Technical Data

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Specifications	3
Electrical Characteristics	3
Package Characteristics	4
Regulatory Information	4
Insulation and Safety-Related Specifications	4
Recommended Operating Conditions	4

Absolute Maximum Ratings5
ESD Caution5
Pin Configuration and Function Descriptions6
Typical Performance Characteristics7
Application Notes8
Common-Mode Transient Immunity8
Outline Dimensions
Ordering Guide

REVISION HISTORY

11/05—Rev. Sp0 to Rev. A

5/05—Revision Sp0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

All voltages are relative to their respective ground. $4.5~V \le V_{DD1} \le 5.5~V$, $12~V \le V_{DDA} \le 18~V$, $12~V \le V_{DDB} \le 18~V$. All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_A = 25$ °C, $V_{DD1} = 5~V$, $V_{DDA} = 15~V$, $V_{DDB} = 15~V$.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, Quiescent	I _{DDI (Q)}			4.0	mA	
Output Supply Current, A or B, Quiescent	I _{DDA (Q)} ,			1.2	mA	
	I _{DDB} (Q)					
Input Supply Current, 10 Mbps	I _{DDI (10)}			8.0	mA	
Output Supply Current, A or B, 10 Mbps	I _{DDA (10)} ,			22	mA	$C_L = 200 \text{ pF}$
	I _{DDB} (10)					
Input Currents	IIA, IIB, IDISABLE	-10	+0.01	+10	μΑ	$0 \le V_{IA}, V_{IB}, V_{DISABLE} \le V_{DD1}$
Logic High Input Threshold	V _{IH}	2.0			V	
Logic Low Input Threshold	V _{IL}			8.0	V	
Logic High Output Voltages	V_{OAH} , V_{OBH}	$V_{DDA}-0.1, \\ V_{DDB}-0.1$	V_{DDA} , V_{DDB}		V	I_{OA} , $I_{OB} = -1$ mA
Logic Low Output Voltages	V _{OAL} , V _{OBL}			0.1	V	I_{OA} , $I_{OB} = 1 \text{ mA}$
Output Short-Circuit Pulsed Current ¹	IOA (SC), IOB (SC)	100			mA	
SWITCHING SPECIFICATIONS						
Minimum Pulse Width ²	PW			100	ns	C _L = 200 pF
Maximum Switching Frequency ³		10			Mbps	C _L = 200 pF
Propagation Delay⁴	t _{PHL} , t _{PLH}	97	124	160	ns	C _L = 200 pF
Change vs. Temperature			100		ps/°C	
Pulse Width Distortion, tplh - tphl	PWD			8	ns	$C_L = 200 \text{ pF}$
Channel-to-Channel Matching, Rising or Falling Edges⁵				5	ns	C _L = 200 pF
Channel-to-Channel Matching, Rising vs. Falling Edges ⁶				13	ns	C _L = 200 pF
Part-to-Part Matching, Rising or Falling Edges ⁷				55	ns	C _L = 200 pF
Part-to-Part Matching, Rising vs. Falling Edges ⁸				63	ns	C _L = 200 pF
Output Rise/Fall Time (10% to 90%)	t _R /t _F			20	ns	C _L = 200 pF

¹ Short-circuit duration less than 1 second. Average power must conform to the limit shown under the Absolute Maximum Ratings.

² The minimum pulse width is the shortest pulse width at which the specified timing parameters are guaranteed.

³ The maximum switching frequency is the maximum signal frequency at which the specified timing parameters are guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{Ox} signal.

⁵ Channel-to-channel matching, rising vs. falling edges is the magnitude of the propagation delay difference between two channels of the same part when the inputs are either both rising edges or falling edges. The supply voltages and the loads on each channel are equal.

⁶ Channel-to-channel matching, rising or falling edges is the magnitude of the propagation delay difference between two channels of the same part when one input is a rising edge and the other input is a falling edge. The supply voltages and loads on each channel are equal.

⁷ Part-to-part matching, rising or falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when the inputs are either both rising or falling edges. The supply voltages, temperatures, and loads of each part are equal.

⁸ Part-to-part matching, rising vs. falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when one input is a rising edge and the other input is a falling edge. The supply voltages, temperatures, and loads of each part are equal.

ADuM1230

PACKAGE CHARACTERISTICS

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input-to-Output) ¹	C _{I-O}		2.0		рF	f = 1 MHz
Input Capacitance	Cı		4.0		рF	
IC Junction-to-Ambient Thermal Resistance	θ_{JCa}		76		°C/W	

¹ The device is considered a 2-terminal device: Pins 1 through 8 are shorted together, and Pins 9 through 16 are shorted together.

REGULATORY INFORMATION

The ADuM1230 is approved, as shown in Table 3.

Table 3.

 UL^1

Recognized under 1577 component recognition program

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.7 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.1 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

RECOMMENDED OPERATING CONDITIONS

Table 5.

- 						
Parameter	Symbol	Min	Max	Unit		
Operating Temperature	T _A	-40	+105	°C		
Input Supply Voltage ¹	V_{DD1}	4.5	5.5	V		
Output Supply Voltages ¹	V_{DDA} , V_{DDB}	12	18	V		
Input Signal Rise and Fall Times			1	ms		
Common-Mode Transient Immunity, Input-to-Output ²		-50	+50	kV/μs		
Common-Mode Transient Immunity, Between Outputs ²		-50	+50	kV/μs		
Transient Immunity, Supply Voltages ²		-50	+50	kV/μs		

 $^{^{\}mbox{\tiny 1}}$ All voltages are relative to their respective ground.

¹ In accordance with UL1577, each ADuM1230 is proof tested by applying an insulation test voltage \geq 3000 V rms for 1 second (current leakage detection limit = 5 μ A).

² See the Common-Mode Transient Immunity section for transient diagrams and additional information.

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T _{ST}	-55	+150	°C
Ambient Operating Temperature	T _A	-40	+105	°C
Input Supply Voltage ¹	V_{DD1}	-0.5	+7.0	V
Output Supply Voltage ¹	V_{DDA} , V_{DDB}	-0.5	+27	V
Input Voltage ¹	V_{IA} , V_{IB}	-0.5	$V_{DDI} + 0.5$	V
Output Voltage ¹	V _{OA} , V _{OB}	-0.5	$V_{DDA} + 0.5,$ $V_{DDB} + 0.5$	V
Input-Output Voltage ²		-700	+700	V_{PEAK}
Output Differential Voltage³			700	V _{PEAK}
Output DC Current	I _{OA} , I _{OB}	-20	+20	mA
Common-Mode Transients ⁴		-100	+100	kV/μs

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Ambient temperature = 25°C, unless otherwise noted.

Table 7. ADuM1230 Truth Table (Positive Logic)

V _{IA} /V _{IB} Input	V _{DD1} State	DISABLE	V _{OA} /V _{OB} Output	Notes
Н	Powered	L	Н	
L	Powered	L	L	
Χ	Unpowered	X	L	Output returns to input state within 1 μ s of V_{DDI} power restoration.
Χ	Powered	Н	L	

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on

 $^{^{\}scriptscriptstyle 1}$ All voltages are relative to their respective ground.

 $^{^2}$ Input-to-output voltage is defined as $\mbox{GND}_{\mbox{\scriptsize A}}-\mbox{GND}_{\mbox{\scriptsize 1}}$ or $\mbox{GND}_{\mbox{\scriptsize B}}-\mbox{GND}_{\mbox{\scriptsize 1}}.$

³ Output differential voltage is defined as GND_A – GND_B.

⁴ Refers to common-mode transients across any insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings can cause latch-up or permanent damage.



中发网 WWW.ZFA.CN
全球最大的PDF中文下载站



PDF 资料下载尽在中发网