

Low Voltage, Single-Channel Level Translator


ADG3231*

FEATURES

Operates from 1.65 V to 3.6 V Supply Rails Unidirectional Signal Path, Bidirectional Level Translation Tiny 6-Lead SOT-23 Package Short Circuit Protection LVTTL/CMOS Compatible Inputs

APPLICATIONS Level Translation Low Voltage ASIC Translation Serial Interface Translation

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG3231 is a level translator designed on a submicron process that operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, i.e., it translates low voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may flow only from A1 to Y1.

This type of device may be used in applications requiring communication between devices operating from different supply levels.

The level translator is packaged in one of the smallest footprints available for its pin count. The 6-lead SOT-23 package requires only a maximum of 5.28 mm \times 5.28 mm board space.

PRODUCT HIGHLIGHTS

- 1. Bidirectional level translation matches any voltage level from $1.65\,V$ to $3.6\,V$.
- 2. The device offers high performance and is fully guaranteed across the supply range.
- 3. Short circuit protection.
- 4. Tiny SOT-23 package.

*Patent Pending

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

Parameter	Symbol	Conditions	Min 7	Гур ²	Max	Unit
LOGIC INPUTS/OUTPUTS ³						
Input High Voltage ⁴	V _{IH}	$V_{CC1} = 3.0 \text{ V}$ to 3.6 V	1.35			V
	VIH	$V_{CC1} = 2.3 \text{ V to } 2.7 \text{ V}$	1.35			V
	VIH	$V_{CC1} = 1.65 \text{ V}$ to 1.95 V	$0.65 V_{CC}$			V
Input Low Voltage ⁴	V _{IL}	$V_{CC1} = 3.0 \text{ V}$ to 3.6 V			0.8	V
	V _{IL}	$V_{CC1} = 2.3 \text{ V to } 2.7 \text{ V}$			0.7	V
	VIL	$V_{CC1} = 1.65 \text{ V}$ to 1.95 V			$0.35 V_{CC}$	V
Output High Voltage	V _{OH}	$I_{OH} = -100 \mu\text{A}, V_{CC2} = 3.0 \text{V} \text{ to } 3.6 \text{V}$	2.4			V
		$V_{CC2} = 2.3 \text{ V}$ to 2.7 V	2.0			V
		V_{CC2} = 1.65 V to 1.95 V	$V_{CC} - 0.42$	5		V
		$I_{OH} = -4 \text{ mA}, V_{CC2} = 2.3 \text{ V to } 2.7 \text{ V}$	2.0			V
		V_{CC2} = 1.65 V to 1.95 V	$V_{CC} - 0.42$	5		V
		$I_{OH} = -8 \text{ mA}, V_{CC2} = 3.0 \text{ V to } 3.6 \text{ V}$	2.4			V
Output Low Voltage	V _{OL}	I_{OH} = +100 µA, V_{CC2} = 3.0 V to 3.6 V			0.4	V
		$V_{CC2} = 2.3 \text{ V to } 2.7 \text{ V}$			0.4	V
		$V_{CC2} = 1.65 \text{ V}$ to 1.95 V			0.45	V
		I_{OH} = +4 mA, V_{CC2} = 2.3 V to 2.7 V			0.4	V
		$V_{CC2} = 1.65 \text{ V}$ to 1.95 V			0.45	V
		$I_{OH} = +8 \text{ mA}, V_{CC2} = 3.0 \text{ V to } 3.6 \text{ V}$			0.4	V
SWITCHING CHARACTERISTICS ⁴	, 5					
Propagation Delay, t _{PD} A1 to Y1	t _{PHL} , t _{PLH}	$3.3 \text{ V} \pm 0.3 \text{ V}$, $C_{L} = 30 \text{ pF}$, $V_{T} = V_{CC}/2$	4	ł	6.5	ns
Propagation Delay, t_{PD} A1 to Y1	t _{PHL} , t _{PLH}	$2.5 \text{ V} \pm 0.2 \text{ V}, \text{ C}_{\text{L}} = 30 \text{ pF}, \text{ V}_{\text{T}} = \text{V}_{\text{CC}}/2$	4	ł.5	6.5	ns
Propagation Delay, t _{PD} A1 to Y1	t _{PHL} , t _{PLH}	$1.8 \text{ V} \pm 0.15 \text{ V}, C_{\text{L}} = 30 \text{ pF}, V_{\text{T}} = V_{\text{CC}}/2$	6	5.5	10.25	ns
Input Leakage Current	III	$0 \le V_{IN} \le 3.6 V$			±1	μA
Output Leakage Current	I _O	$0 \le V_{IN} \le 3.6 V$			±1	μA
POWER REQUIREMENTS						
Power Supply Voltages	V _{CC1}		1.65		3.6	v
	V _{CC2}		1.65		3.6	v
Quiescent Power Supply Current	I _{CC1}	Digital Inputs = $0 \text{ V or } V_{CC}$			2	μA
	I _{CC2}	Digital Inputs = $0 \text{ V or } V_{CC}$			2	μΑ

NOTES

NOTES ¹Temperature range is as follows: B Version: -40° C to $+85^{\circ}$ C. ² All typical values are at $V_{CC1} = V_{CC2}$, $T_A = 25^{\circ}$ C, unless otherwise stated. ³ V_{IL} and V_{IH} levels are specified with respect to V_{CC1} ; V_{OH} and V_{OL} levels are with respect to V_{CC2} . ⁴ Guaranteed by design, not subject to production test. ⁵ See Test Circuit and Waveforms.

Specifications subject to change without notice.

ADG3231

ABSOLUTE MAXIMUM RATINGS*

$(T_A = 25^{\circ}C, unless otherwise noted.)$
V_{CC} to GND $\hfill \text{CC}$ to 4.6 V
A1 Input Voltage $\dots \dots \dots$
DC Output Current
Operating Temperature Range
Industrial (B Version) –40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature
6-Lead SOT-23,
θ _{IA} Thermal Impedance 229°C/W
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature (<20 seconds) 235°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

ORDERING GUIDE

Model Temperature Range		Package Description	Branding	Package Option	
ADG3231BRJ-REEL	-40°C to +85°C	SOT-23	W2B	RJ-6	
ADG3231BRJ-REEL7	-40°C to +85°C	SOT-23	W2B	RJ-6	

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Description
1	V _{CC1}	Supply Voltage 1, can be any supply voltage from 1.65 V to 3.6 V.
2	NC	Not Internally Connected.
3	A1	Digital Input Referred to V _{CC1} .
4	GND	Device Ground Pin.
5	Y1	Digital Output Referred to V _{CC2} .
6	V _{CC2}	Supply Voltage 2, can be any supply voltage from 1.65 V to 3.6 V.

CAUTION _


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3231 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




PIN CONFIGURATION




ADG3231–Typical Performance Characteristics




ADG3231




TPC 10. Rise/FallTime vs. Capacitive Load, A1–Y1




TPC 11. Propagation Delay vs. Capacitive Load, A1–Y1




TPC 12. Propagation Delay vs. Supply, Bypass Mode




TPC 13 Propagation Delay vs. Temperature



TPC 16. Y1 Sink and Source Current





TPC 14. Input/Output $V_{CC1} = 3.3 V, V_{CC2} = 1.8 V$

TPC 15. Input/Output $V_{CC1} = 1.8 V, V_{CC2} = 3.3 V$

ADG3231

TEST CIRCUIT




Figure 1. Propagation Delay

DESCRIPTION

The ADG3231 is a level translating device designed on a submicron process that operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages, allowing bidirectional level translation, i.e., it translates low voltages to high voltages and vice versa. The signal path is unidirectional, meaning data may only flow from A to Z.

A1 Input

The A1 input is capable of accepting inputs outside the V_{CC1} supply range. For example, the V_{CC1} supply applied to the device could be 1.8 V while the preceding device could be supplied from a 2.5 V or 3.3 V supply rail. There are no internal diodes to the supply rails, so the ADG3231 can handle inputs above the supply but inside the absolute maximum ratings stated.

Normal Operation

The signal path is from A1 to Y1. The device will level translate the signal applied to A1 to a $V_{\rm CC1}$ logic level (this level translation can be to either a higher or a lower supply) and route the signal to the Y1 output, which will have standard $V_{\rm OL}/V_{\rm OH}$ levels for $V_{\rm CC2}$ supplies.

The supplies in Figure 2 may be any combination of supplies, e.g., V_{CC1} and V_{CC2} may be anywhere in the range of 1.65 V to 3.6 V.




Figure 2. Typical Operation of the ADG3231 Level Translating Switch

OUTLINE DIMENSIONS

6-Lead Small Outline Transistor Package [SOT-23]

(**RJ-6**) Dimensions shown in millimeters 2.90 BSC — Ħ 4 6 4 2.80 BSC 1.60 BSC PIN 1 - 0.95 BSC 1.90 BSC 1.30 1.15 0.90 1.45 MAX 0.22 0.08 V 0.15 MAX 🚽 0.60 $\frac{10^{\circ}}{\frac{4^{\circ}}{0^{\circ}}}$ 0.50 0.45 0.30 SEATING PLANE

COMPLIANT TO JEDEC STANDARDS MO-178AB

C03298-0-5/03(0)