

# Low Capacitance, Low Charge Injection, $\pm 15 \text{ V}/12 \text{ V } i\text{CMOS}^{TM}$ , Dual SPDT Switch

**ADG1236** 

#### **FEATURES**

1.3 pF off capacitance
3.5 pF on capacitance
1 pC charge injection
33 V supply range
120 Ω on resistance
Fully specified at +12 V, ±15 V
No V<sub>L</sub> supply required
3 V logic-compatible inputs
Rail-to-rail operation
16-lead TSSOP and 12-lead LFCSP packages
Typical power consumption: <0.03 μW

#### **APPLICATIONS**

Automatic test equipment Data acquisition systems Battery-powered systems Sample-and-hold systems Audio/video signal routing Communication systems

#### **GENERAL DESCRIPTION**

The ADG1236 is a monolithic CMOS device containing two independently selectable SPDT switches. It is designed on an *i*CMOS process. *i*CMOS (industrial CMOS) is a modular manufacturing process combining high voltage complementary metal-oxide semiconductor (CMOS) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and charge injection of the part make it an ideal solution for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth makes the part suitable for video signal switching. *i*CMOS construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments.

#### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Both switches exhibit break-before-make switching action for use in multiplexer applications.

#### **PRODUCT HIGHLIGHTS**

- 1. 1.3 pF off capacitance (±15 V supply).
- 2. 1 pC charge injection.
- 3. 3 V logic-compatible digital inputs:  $V_{IH} = 2.0 \text{ V}$ ,  $V_{IL} = 0.8 \text{ V}$ .
- 4. No V<sub>L</sub> logic power supply required.
- 5. Ultralow power dissipation: <0.03 μW.
- 6. 16-lead TSSOP and 12-lead 3 mm × 3 mm LFCSP packages.

## **TABLE OF CONTENTS**

Features	1
Applications	1
Functional Block Diagram	
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Dual Supply	3
Single Supply	5

Absolute Maximum Ratings6
Truth Table for Switches6
ESD Caution6
Pin Configurations and Function Descriptions7
Terminology8
Typical Performance Characteristics9
Test Circuits
Outline Dimensions
Ordering Guide14

#### **REVISION HISTORY**

9/05—Revision 0: Initial Version

## **SPECIFICATIONS**

### **DUAL SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameters	25°C	Y Version <sup>1</sup> -40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments <sup>1</sup>
ANALOG SWITCH					
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance (R <sub>ON</sub> )	120			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}; \text{ Figure 20}$
	190	230	260	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	3.5			Ωtyp	$V_S = \pm 10 \text{ V, } I_S = -1 \text{ mA}$
	6	10	12	Ω max	
On Resistance Flatness (RFLAT(ON))	20			Ωtyp	$V_S = -5 \text{ V}, 0 \text{ V}, +5 \text{ V}; I_S = -1 \text{ mA}$
	57	72	79	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_{S} = \pm 10 \text{ V}, V_{S} = \mp 10 \text{ V}; Figure 21$
	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = \pm 10 \text{ V}, V_S = \mp 10 \text{ V}; \text{ Figure 21}$
-	±0.1	±0.6	±1	nA max	13 210 1, 13 1 10 1, 11gale 21
Channel On Leakage, ID, Is (On)	±0.02	_0.0		nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; Figure 22
c	±0.2	±0.6	±1	nA max	13 15 1.0 1,1.1gu.c ==
DIGITAL INPUTS				10000000	
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
,			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				1 7	
Transition Time, trrans Aoff Bon	125			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	150		200	ns max	V <sub>s</sub> = 10 V; Figure 23
Transition Time, trrans Boff Aon	70			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	90		115	ns max	V <sub>s</sub> = 10 V; Figure 23
Break-Before-Make Time Delay, t <sub>D</sub>	25			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; Figure 24
Charge Injection	-1			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; Figure 25}$
Off Isolation	80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 26
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 27
Total Harmonic Distortion + Noise	0.15			% typ	$R_L = 10 \text{ k}\Omega$ , 5 V rms, $f = 20 \text{ Hz}$ to 20 kHz
–3 dB Bandwidth	1000			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 28
C <sub>s</sub> (Off)	1.3			pF typ	$f = 1 \text{ MHz}$ ; $V_S = 0 \text{ V}$
	1.6			pF max	$f = 1 MHz; V_S = 0 V$
$C_D$ , $C_S$ (On)	3.5			pF typ	$f = 1 MHz; V_S = 0 V$
	4.3			pF max	$f = 1 \text{ MHz; } V_S = 0 \text{ V}$

	Y Version <sup>1</sup>					
Parameters	25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments <sup>1</sup>	
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	
$I_{DD}$	0.001			μA typ	Digital inputs = $0 \text{ V}$ or $V_{DD}$	
			1.0	μA max		
$I_{DD}$	170			μA typ	Digital inputs = 5 V	
			230	μA max		
I <sub>SS</sub>	0.001			μA typ	Digital inputs = $0 \text{ V}$ or $V_{DD}$	
			1.0	μA max		
I <sub>SS</sub>	0.001			μA typ	Digital inputs = 5 V	
			1.0	μA max		

 $<sup>^1</sup>$  Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design; not subject to production test.

#### **SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameters	25°C	Y Version <sup>1</sup> -40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	300			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -1 \text{ mA}; Figure 20$
2.0	475	567	625	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels (ΔR <sub>ON</sub> )	4.5			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA}$
	16	26	27	Ω max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	60			Ω typ	$V_S = 3 \text{ V}, 6 \text{ V}, 9 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					V <sub>DD</sub> = 13.2 V
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ Figure 21}$
	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ Figure 21}$
_	±0.1	±0.6	±1	nA max	
Channel On Leakage, ID, IS (On)	±0.02			nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V, Figure } 22$
	±0.2	±0.6	±1	nA max	_
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
·			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time, trans Boff Aon	105			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	140		175	ns max	$V_S = 8 \text{ V}$ ; Figure 23
Transition Time, trans Aoff Bon	155			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	190		255	ns max	$V_S = 8 \text{ V}$ ; Figure 23
Break-Before-Make Time Delay, t <sub>D</sub>	50			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
·			10	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; Figure 24
Charge Injection	-0.8			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; Figure 25}$
Off Isolation	75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 26;
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 27
–3 dB Bandwidth	800			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 28
C <sub>s</sub> (Off)	1.6			pF typ	f = 1 MHz; Vs = 6 V
	1.9			pF max	$f = 1 \text{ MHz}; V_S = 6 \text{ V}$
C <sub>D</sub> , C <sub>S</sub> (On)	4			pF typ	f = 1 MHz; Vs = 6 V
	4.9			pF max	$f = 1 \text{ MHz}; V_s = 6 \text{ V}$
POWER REQUIREMENTS				<u> </u>	$V_{DD} = 13.2 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
			1.0	μA max	
$I_{DD}$	170			μA typ	Digital inputs = 5 V
			230	μA max	

 $<sup>^1</sup>$  Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design; not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Tuble 51	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	−0.3 V to +25 V
V <sub>SS</sub> to GND	+0.3 V to −25 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	GND $-$ 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current per Channel, S or D	25 mA
Operating Temperature Range	
Automotive (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance	112°C/W
12-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	80°C/W
Reflow Soldering Peak Temperature, Pb Free	260°C

may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Stresses above those listed under Absolute Maximum Ratings

### TRUTH TABLE FOR SWITCHES

Table 4.

IN	Switch A	Switch B
0	Off	On
1	On	Off

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $<sup>^{\</sup>rm 1}$  Over voltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	11	IN1	Logic Control Input.
2	12	S1A	Source Terminal. Can be an input or output.
3	1	D1	Drain Terminal. Can be an input or output.
4	2	S1B	Source Terminal. Can be an input or output.
5	3	V <sub>SS</sub>	Most Negative Power Supply Potential.
6	4	GND	Ground (0 V) Reference.
7, 8, 14 to 16	10	NC	No Connect.
9	5	IN2	Logic Control Input.
10	6	S2A	Source Terminal. Can be an input or output.
11	7	D2	Drain Terminal. Can be an input or output.
12	8	S2B	Source Terminal. Can be an input or output.
13	9	$V_{DD}$	Most Positive Power Supply Potential.

### **TERMINOLOGY**

 $I_{DD}$ 

The positive supply current.

 $\mathbf{I}_{SS}$ 

The negative supply current.

 $V_D(V_S)$ 

The analog voltage on Terminals D and S.

 $R_{ON}$ 

The ohmic resistance between D and S.

R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I<sub>D</sub> (Off)

The drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

The channel leakage current with the switch on.

 $\mathbf{V}_{\text{INL}}$ 

The maximum input voltage for Logic 0.

 $V_{\text{INH}} \\$ 

The minimum input voltage for Logic 1.

 $I_{INL}$  ( $I_{INH}$ )

The input current of the digital input.

Cs (Off)

The off switch source capacitance, measured with reference to ground.

C<sub>D</sub> (Off)

The off switch drain capacitance, measured with reference to ground.

 $C_D$ ,  $C_S$  (On)

The on switch capacitance, measured with reference to ground.

CIN

The digital input capacitance.

**t**trans

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

**Charge Injection** 

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

**Insertion Loss** 

The loss due to the on resistance of the switch.

THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single Supply




Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




Figure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




Figure 9. Leakage Currents as a Function of Temperature, Dual Supply




Figure 10. Leakage Currents as a Function of Temperature, Single Supply




Figure 11. IDD vs. Logic Level




Figure 12. Charge Injection vs. Source Voltage




Figure 13. t<sub>TRANSITION</sub> Times vs. Temperature




Figure 14. Off Isolation vs. Frequency




Figure 15. Crosstalk vs. Frequency




Figure 16. On Response vs. Frequency




Figure 17. THD + N vs. Frequency




Figure 18. Capacitance vs. Source Voltage for Dual Supply




Figure 19. Capacitance vs. Source Voltage for Single Supply

## **TEST CIRCUITS**




Figure 20. Test Circuit 1—On Resistance




Figure 21. Test Circuit 2—Off Resistance




Figure 22. Test Circuit 3—On Leakage




Figure 23. Test Circuit 4—Switching Times




Figure 24. Test Circuit 5—Break-Before-Make Time Delay




Figure 25. Test Circuit 6—Charge Injection




Figure 26. Test Circuit 7—Off Isolation




Figure 28. Test Circuit 9—Bandwidth




Figure 27. Test Circuit 8—Channel-to-Channel Crosstalk






Figure 29. Test Circuit 10—THD + Noise

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153AB

Figure 30. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



\*COMPLIANT TO JEDEC STANDARDS MO-220-VEED-1 EXCEPT FOR EXPOSED PAD DIMENSION.

Figure 31. 12-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 3 mm × 3 mm Body, Very Thin Quad (CP-12-1) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG1236YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YRUZ-REEL <sup>1</sup>	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YRUZ-REEL71	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YCPZ-500RL7 <sup>1</sup>	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-12-1
ADG1236YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-12-1

<sup>&</sup>lt;sup>1</sup> Z = Pb-free part.

## **NOTES**

NOTES



中发网 WWW.ZFA.CN
全球最大的PDF中文下载站



PDF 资料下载尽在中发网