

Ultra-Low Distortion Differential ADC Driver

Preliminary Technical Data

ADA4937-1

FEATURES

Extremely low harmonic distortion

- -100 dBc SFDR @ 10 MHz
- -81 dBc SFDR @ 70 MHz
- -72 dBc SFDR @ 100 MHz

Low input voltage noise: 2.2 nV/√Hz High speed

-3 dB bandwidth of 1.6 GHz, G = 1

Slew rate: 5000 V/us

0.1 dB gain flatness to 125 MHz

Fast settling to 0.01% in 8 ns

Fast overdrive recovery of 4 ns

1 mV typical offset voltage

Externally adjustable gain

Differential to differential or single-ended to differential

operation

Adjustable output common-mode voltage Single supply operation: +3.3 V to +5 V Pb-free 3 mm x 3 mm LFCSP package

APPLICATIONS

ADC drivers
Single-ended-to-differential converters
IF and baseband gain blocks
Differential buffers
Line drivers

GENERAL DESCRIPTION

The ADA4937-1 is a low noise, ultra-low distortion, high speed differential amplifier. It is an ideal choice for driving high performance ADCs with resolutions up to 16 bits from dc to 100 MHz. The adjustable level of the output common mode allows the ADA4937-1 to match the input of the ADC. The internal common mode feedback loop also provides exceptional output balance as well as suppression of even-order harmonic distortion products.

Full differential and single-ended to differential gain configurations are easily realized with the ADA4937-1. A

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

simple external feedback network of four resistors determines the amplifier's closed-loop gain.

The ADA4937-1 is fabricated using ADI's proprietary third generation XFCB process, enabling it to achieve very low levels of distortion with input voltage noise of only 2.2 nV/√Hz. The low dc offset and excellent dynamic performance of the ADA4937-1 make it well suited for a wide variety of data acquisition and signal processing and applications.

The ADA4937-1 is available in a Pb-free, 3 mm x 3mm lead frame chip scale package (LFCSP). It is specified to operate over the temperature range of -40° C to $+105^{\circ}$ C.

ADA4937-1

Preliminary Technical Data

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	I
Revision History	2
Specifications	3
5 V Operation	3

3.3 v Operation	
•	
Absolute Maximum Ratings	
Thermal Resistance	
ESD Caution	
Pin Configuration and Function Descriptions	8
Outline Dimensions	
Outilité Diffictisions	••••
Ordering Guide	(

REVISION HISTORY

12/06—Revision PrA: Initial Version

SPECIFICATIONS

5 V OPERATION

At 25°C, $+V_S = 5$ V, $-V_S = 0$ V, $V_{OCM} = 2.5$ V, $R_G = R_F = 200$ Ω , G = +1, $R_{L, dm} = 1$ k Ω , unless otherwise noted. All specifications refer to single-ended input and differential outputs, unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Тур	Max	Unit
±D _{IN} TO ±OUT PERFORMANCE					
DYNAMIC PERFORMANCE					
-3 dB Small Signal Bandwidth	$V_{OUT} = 0.5 \text{ V p-p, Differential Input}$		1600		MHz
Bandwidth for 0.1 dB Flatness	V _{OUT} = 2 V p-p, Differential Input		125		MHz
Large Signal Bandwidth	V _{OUT} = 2 V p-p, Differential Input		1400		MHz
	V _{OUT} = 4 V p-p, Differential Input		500		MHz
Slew Rate	V _{OUT} = 2 V p-p		5000		V/µs
Settling Time	0.01%, V _{OUT} = 2 Vp-p		8		ns
Overdrive Recovery Time	$V_{IN} = 2.5 \text{ V to 0 V step, G} = +2$		4		ns
NOISE/HARMONIC PERFORMANCE ¹	VIN = 2.5 V to 0 V 3tcβ, α = 12		7		113
Second Harmonic	V 2V p. p. 10 MHz		-121		dBc
Second Harmonic	V _{OUT} = 2 V p-p, 10 MHz				
	V _{OUT} = 2 V p-p, 70 MHz		-81 -72		dBc
	V _{OUT} = 2 V p-p, 100 MHz		-72		dBc
Third Harmonic	V _{OUT} = 2 V p-p, 10 MHz		-100		dBc
	V _{OUT} = 2 V p-p, 70 MHz		-86		dBc
	$V_{OUT} = 2 V p-p, 100 MHz$		-81		dBc
IMD	70 MHz				dBc
IP3	70 MHz				dBm
Voltage Noise (RTI)			2.2		nV/√Hz
Noise Figure	G = +2		12		dB
Input Current Noise			3		pA/√Hz
INPUT CHARACTERISTICS					
Offset Voltage	$V_{OS, dm} = V_{OUT, dm}/2$; $V_{DIN+} = V_{DIN-} = 2.5 \text{ V}$		1		mV
3	T _{MIN} to T _{MAX} variation		±4		μV/°C
Input Bias Current		-50	-17		μΑ
mpat sias can ent	T _{MIN} to T _{MAX} variation		-0.01		μΑ/°C
Input Resistance	Differential		6		ΜΩ
mparticipanice	Common mode		3		ΜΩ
Input Capacitance	Common mode		1		pF
			0.3 to 3.0		V
Input Common-Mode Voltage	AN /AN AN 11M				- ·
CMRR	$\Delta V_{OUT, dm}/\Delta V_{IN, cm}$; $\Delta V_{IN, cm} = \pm 1 \text{ V}$		-72		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	Maximum ΔV _{OUT} ; single-ended output	1		4	V
Output Current			95		mA
Output Balance Error	$\Delta V_{OUT, cm}/\Delta V_{OUT, dm}$; $\Delta V_{OUT, dm} = 1 \text{ V}$; 10 MHz		-56		dB
V _{OCM} to ±OUT PERFORMANCE					
V _{OCM} DYNAMIC PERFORMANCE					
–3 dB Bandwidth			250		MHz
Slew Rate			1300		V/µs
INPUT VOLTAGE NOISE (RTI)			7.5		nV/√Hz
V _{OCM} INPUT CHARACTERISTICS					
Input Voltage Range		1.2		3.8	V
Input Resistance			10	3.0	kΩ
Input Offset Voltage	$V_{OS, cm} = V_{OUT, cm}; V_{DIN+} = V_{DIN-} = 2.5 \text{ V}$		10	3.5	mV
Input Onset voltage Input Bias Current	v os, cm — v ou i, cm, v oin+ — v oin- — 2.3 v		0.5	ر.ر	
•	AV /AV AV 111/				μA
V _{OCM} CMRR	$\Delta V_{OUT, dm}/\Delta V_{OCM}$; $\Delta V_{OCM} = \pm 1 \text{ V}$		- 75		dB

Preliminary Technical Data

Parameter	Conditions	Min	Тур	Max	Unit
Gain	$\Delta V_{OUT, cm}/\Delta V_{OCM}$; $\Delta V_{OCM} = \pm 1 \text{ V}$		1		V/V
POWER SUPPLY					
Operating Range		3		5.5	٧
Quiescent Current			36		mA
	T _{MIN} to T _{MAX} variation		25		μΑ/°C
	Powered down		< 0.2		mA
Power Supply Rejection Ratio	$\Delta V_{OUT, dm}/\Delta V_S$; $\Delta V_S = \pm 1 \text{ V}$		-90		dB
POWER DOWN (PD)					
PD Input Voltage	Powered down		≤ 1		٧
	Enabled		≥ 2		٧
Turn-Off Time			1		μs
Turn-On Time			200		ns
PD Bias Current					
Enabled	$\overline{PD} = 5 \text{ V}$		40		μΑ
Disabled	$\overline{PD} = 0 \text{ V}$		200		μΑ
OPERATING TEMPERATURE RANGE		-40		+105	°C

3.3 V OPERATION

At 25°C, $+V_S = 3.3$ V, $-V_S = 0$ V, $V_{OCM} = 1.5$ V, $R_G = R_F = 200$ Ω , G = +1, $R_{L, dm} = 1$ k Ω , unless otherwise noted. All specifications refer to single-ended input and differential outputs, unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
-3 dB Small Signal Bandwidth	V _{OUT} = 0.5 V p-p, Differential Input		1600		MHz
Bandwidth for 0.1 dB Flatness	V _{OUT} = 1 V p-p, Differential Input		125		MHz
Large Signal Bandwidth	V _{OUT} = 1 V p-p, Differential Input		1000		MHz
Slew Rate	$V_{OUT} = 1 V p-p$		3300		V/µs
Settling Time	0.01%, V _{OUT} = 1 Vp-p		8		ns
Overdrive Recovery Time	$V_{IN} = 1.65 \text{ V to } 0 \text{ V step, } G = +2$		4		ns
NOISE/HARMONIC PERFORMANCE ¹	·				
Second Harmonic	V _{OUT} = 1 V p-p, 10 MHz		-106		dBc
	V _{OUT} = 1 V p-p, 70 MHz		-88		dBc
	V _{OUT} = 1 V p-p, 100 MHz		-81		dBc
Third Harmonic	V _{OUT} = 1 V p-p, 10 MHz		-93		dBc
	V _{OUT} = 1 V p-p, 70 MHz		-80		dBc
	V _{OUT} = 1 V p-p, 100 MHz		-71		dBc
IMD	70 MHz		, ,		dBc
IP3	70 MHz				dBm
Voltage Noise (RTI)	7 0 11112		2.2		nV/√Hz
Noise Figure	G = +2		12		dB
Input Current Noise	G = 12		3		pA/√Hz
INPUT CHARACTERISTICS					P7 (7) 112
Offset Voltage	$V_{OS, dm} = V_{OUT, dm}/2; V_{DIN+} = V_{DIN-} = 1.5 \text{ V}$		1		mV
Onset voltage	T _{MIN} to T _{MAX} variation		±4		μV/°C
Input Bias Current	I MIN TO I MAX VARIATION	-50	± 4 –17		
input bias current	T _{MIN} to T _{MAX} variation	-30	-0.01		μA
Innut Posistance	Differential		-0.01 6		μΑ/°C MΩ
Input Resistance					
Innest Compaitons	Common mode		3 1		MΩ
Input Capacitance			·		pF V
Input Common-Mode Voltage	AN		0.3 to 1.2		
CMRR	$\Delta V_{OUT, dm}/\Delta V_{IN, cm}$; $\Delta V_{IN, cm} = \pm 1 \text{ V}$		-72		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	Maximum ΔV _{OUT} ; single-ended output	1.1		1.9	V
Output Current			95		mA
Output Balance Error	$\Delta V_{OUT, cm}/\Delta V_{OUT, dm}$; $\Delta V_{OUT, dm} = 1 \text{ V}$		-56		dB
V _{OCM} to ±OUT PERFORMANCE					
V _{OCM} DYNAMIC PERFORMANCE					
–3 dB Bandwidth			250		MHz
Slew Rate	V = 0.5 V		1300		V/µs
INPUT VOLTAGE NOISE (RTI)			7.5		nV/√Hz
V _{OCM} INPUT CHARACTERISTICS					
Input Voltage Range		1.2		2.1	V
Input Resistance			10		kΩ
Input Offset Voltage	$V_{OS, cm} = V_{OUT, cm}$; $V_{DIN+} = V_{DIN-} = 1.5 \text{ V}$		1	3.5	mV
Input Bias Current			0.5		μΑ
V _{OCM} CMRR	$\Delta V_{OUT, dm}/\Delta V_{OCM}$; $\Delta V_{OCM} = \pm 1 \text{ V}$		-75		dB
Gain	$\Delta V_{OUT, cm}/\Delta V_{OCM}$; $\Delta V_{OCM} = \pm 1 \text{ V}$		1		V/V
POWER SUPPLY					
Operating Range		3		5.5	V
Quiescent Current		1	33		mA
Quiescent Current			33		l mA

Preliminary Technical Data

Parameter	Conditions	Min Typ	Max	Unit
	T _{MIN} to T _{MAX} variation	25		μΑ/°C
	Powered down	< 0.2		mA
Power Supply Rejection Ratio	$\Delta V_{OUT, dm}/\Delta V_s$; $\Delta V_s = \pm 1 V$	-90		dB
POWER DOWN (PD)				
PD Input Voltage	Powered down	≤ 1		V
	Enabled	≥ 2		V
Turn-Off Time		1		μs
Turn-On Time		200		ns
PD Bias Current				
Enabled	PD = 3.3 V	20		μΑ
Disabled	$\overline{PD} = 0 V$	-120		μΑ
OPERATING TEMPERATURE RANGE		-40	+105	°C

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	TBD
Power Dissipation	See Figure 2
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +105°C
Lead Temperature (Soldering, 10 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions; that is, θ_{JA} is specified for a device (including exposed pad) soldered to the circuit board.

Table 4. Thermal Resistance

Package Type	θ _{JA}	Unit
16-Lead LFCSP (Exposed Pad)	TBD	°C/W

Maximum Power Dissipation

The maximum safe power dissipation in the ADA4937-1 package is limited by the associated rise in junction temperature (T₁) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4937-1. Exceeding a junction temperature of 150°C for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive. The quiescent power is the voltage between the supply pins (V_S) times the quiescent current (I_S) . The power dissipated due to the load drive depends upon the particular application. The power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing θ_{JA} . In addition, more metal directly in contact with the package leads/exposed pad from metal traces, through-holes, ground, and power planes reduces the θ_{JA} .

Figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 16-lead LFCSP (TBD °C/W) on a JEDEC standard 4-layer board.




Figure 2. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	FB _{-out}	Negative output feedback pin
2	+IN	Positive input summing node
3	-IN	Negative input summing node
4	FB _{+OUT}	Positive output feedback pin
5 to 8	+V _S	Positive supply voltage
9	V _{OCM}	Output common mode voltage
10	+OUT	Positive output
11	-OUT	Negative output
12	PD	Power-down pin
13 to 16	-V _S	Negative supply voltage

OUTLINE DIMENSIONS




Figure 4. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 3 mm × 3 mm Body (CP-16-3) Dimensions shown in millimeters

ORDERING GUIDE

Model	Ordering Quantity	Temperature Range	Package Description	Package Option	Branding
ADA4937-1YCPZ-R2	5,000	−40°C to +105°C	16-Lead 3 mm × 3 mm LFCSP	CP-16 -3	H1S
ADA4937-1YCPZ-RL	1,500	−40°C to +105°C	16-Lead 3 mm × 3 mm LFCSP	CP-16 -3	H1S
ADA4937-1YCPZ-R7	250	−40°C to +105°C	16-Lead 3 mm × 3 mm LFCSP	CP-16 -3	H1S