

Increment/Decrement Digital Potentiometer

AD5220

FUNCTIONAL BLOCK DIAGRAM

CLK CS EN UP/ DOWN 7, C OWN 7,




Figure 1. Typical Push-Button Control Application




Figure 2a. Stair-Step Increment Output



Figure 2b. Full-Scale Up/Down Count

FEATURES 128 Position Potentiometer Replacement 10 kΩ, 50 kΩ, 100 kΩ Very Low Power: 40 μA Max Increment/Decrement Count Control

APPLICATIONS

Mechanical Potentiometer Replacement Remote Incremental Adjustment Applications Instrumentation: Gain, Offset Adjustment Programmable Voltage-to-Current Conversion Programmable Filters, Delays, Time Constants Line Impedance Matching Power Supply Adjustment

GENERAL DESCRIPTION

The AD5220 provides a single channel, 128-position digitally controlled variable resistor (VR) device. This device performs the same electronic adjustment function as a potentiometer or variable resistor. These products were optimized for instrument and test equipment push-button applications. A choice between bandwidth or power dissipation are available as a result of the wide selection of end-to-end terminal resistance values.

The AD5220 contains a fixed resistor with a wiper contact that taps the fixed resistor value at a point determined by a digitally controlled UP/DOWN counter. The resistance between the wiper and either end point of the fixed resistor provides a constant resistance step size that is equal to the end-to-end resistance divided by the number of positions (e.g., $R_{STEP} = 10 \text{ k}\Omega/128 = 78 \Omega$). The variable resistor offers a true adjustable value of resistance, between the A terminal and the wiper, or the B terminal and the wiper. The fixed A-to-B terminal resistance of 10 k Ω , 50 k Ω , or 100 k Ω has a nominal temperature coefficient of 800 ppm/°C.

The chip select \overline{CS} , count CLK and U/ \overline{D} direction control inputs set the variable resistor position. These inputs that control the internal UP/DOWN counter can be easily generated with mechanical or push button switches (or other contact closure devices). External debounce circuitry is required for the negative-edge sensitive CLK pin. This simple digital interface eliminates the need for microcontrollers in front panel interface designs.

The AD5220 is available in both surface mount (SO-8) and the 8-lead plastic DIP package. For ultracompact solutions selected models are available in the thin μ SOIC package. All parts are guaranteed to operate over the extended industrial temperature range of -40° C to $+85^{\circ}$ C. For 3-wire, SPI compatible interface applications, see the AD7376/AD8400/AD8402/AD8403 products.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

AD5220-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS $(V_{DD} = +3 V \pm 10\% \text{ or } +5 V \pm 10\%, V_A = +V_{DD}, V_B = 0 V, -40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$ unless there is a noted)

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Parameter	Symbol	Conditions	Min	Typ ¹	Max	Units
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DC CHARACTERISTICS RHEOSTAT	MODE Speci	fications Apply to All VRs				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			R_{WB} , $V_A = NC$, $R_{AB} = 10 \text{ k}\Omega$	-1	± 0.4	+1	LSB
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Resistor Nonlinearity ²	R-INL					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		1.7			± 0.1		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			11	-30	800	+30	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-					100	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					40	100	22
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			DER MODE Specifications Apply to All VRs	7			Dito
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			P = 10 kO		± 0.5	±1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	integral nonninearity	INL					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Differential Nonlinearity Error ³	DNL					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Differential rominicanty Error	DILL	112				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Voltage Divider Temperature Coefficient	$\Delta V_{w}/\Delta T$		0.5		. 0.5	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5 1			-2		0	11
RESISTOR TERMINALS Voltage Range ⁴ Capacitance ⁵ A, B Capacitance ⁵ A, B Common-Mode Leakage $V_{A,} V_{B,} V_{W}$ $C_{A,} C_{B}$ $f = 1 MHz, Measured to GND, Code = 40_{H}$ $f = 1 MHz, Measured to GND, Code = 40_{H}$ 0 10 pF $r.5$ V_{P} pF $r.5$ DIGITAL INPUTS AND OUTPUTS Input Logic High Input Logic Clow Input Current Input Capacitance ⁵ V_{IL} V_{IL} $V_{DD} = +5 V/+3 V$ $V_{IL} = 0 V_{O} to r +5 V$ $2.4/2.1$ V V V_{ID} V V V_{ID} POWER SUPPLIES Power Supply Range Supply Current Power Supply Sensitivity V_{DD} PSS $V_{IH} = +5 V \text{ or } V_{IL} = 0 V, V_{DD} = +5 V$ $V_{IH} = +5 V \text{ or } V_{IL} = 0 V, V_{DD} = +5 V$ 2.7 75 5.5 V V V V V V $V_{IH} = +5 V \text{ or } V_{IL} = 0 V, V_{DD} = +5 V$ 2.7 75 5.5 V V V $V_{IH} = 45 V \text{ or } V_{IL} = 0 V, V_{DD} = +5 V$ 0.004 0.015 $\%/\%$ DYNAMIC CHARACTERISTICS ^{5, 7, 8} Bandwidth -3 dBBW_10K $R_{AB} = 100 k\Omega, Code = 40_{H}$ $R_{AB} = 100 k\Omega, Code = 40_{H}$ $R_{AB} = 100 k\Omega, Code = 40_{H}$ $V_{A} = V rms + 2.5 V dc, f = 1 kHz$ 0.002 0.004 0.015 $0.6/3/6$ 0 $0.6/3/6$ Total Harmonic Distortion V_{W} Settling Time V_{W} Resistor Noise Voltage $V_{A} = V_{MB}$ $V_{A} = V_{B}$ $V_{A} = V_{DD}$ $V_{A} = V_{DD}$ $V_{A} = V_{DD}$ $V_{B} = 5 k\Omega, f = 1 kHz$ $0.6/3/6$ $0.6/3/6$ $0.6/3/6$ INTERFACE TIMING CHARACTERISTICS Applies to All Parts ^{5, 9} $0.10 \text{ and } N/\sqrt{Hz}$							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DESISTOD TEDMINALS						
$\begin{array}{c c} Capacitance ^{5}A, B \\ Capacitance ^{5}W \\ Capacitance ^{$		V. V. V.		0		Vnn	V
$\begin{array}{c cccc} Capacitance^5 & W & C_W & f = 1 \ MHz, \ Measured to \ GND, \ Code = 40_H & 48 & pF \\ \hline Common-Mode \ Leakage & I_{CM} & V_A = V_B = V_W & 7.5 & nA \\ \hline DIGITAL INPUTS \ AND \ OUTPUTS & V_H & V_D = +5 \ V_B = V_W & 0.80.6 \ V \\ Input \ Logic \ High & V_H & V_{IL} & V_{DD} = +5 \ V/+3 \ V & 0.80.6 \ V \\ Input \ Current & I_L & V_{IL} & V_{ID} = +5 \ V/+3 \ V & 0.80.6 \ V \\ Input \ Capacitance^5 & C_L & y \\ \hline POWER \ SUPPLIES & V_{DD} & V_{DD} & V_{IH} = +5 \ V \ or \ V_{IL} = 0 \ V, \ V_{DD} = +5 \ V \\ Power \ Supply \ Current & P_{DISS} & V_{DD} & V_{IH} = +5 \ V \ or \ V_{IL} = 0 \ V, \ V_{DD} = +5 \ V \\ Power \ Supply \ Current & P_{DISS} & V_{DD} & V_{IH} = +5 \ V \ or \ V_{IL} = 0 \ V, \ V_{DD} = +5 \ V \\ \hline POWER \ SUPPLIES & V_{DD} & V_{IH} = +5 \ V \ OV_{IL} = 0 \ V, \ V_{DD} = +5 \ V \\ Power \ Supply \ Current & PS & 0.004 \ 0.015 \ \%/\% \\ \hline DYNAMIC \ CHARACTERISTICS^{5, 7, 8} & BW_{10K} & R_{AB} = 10 \ k\Omega, \ Code = 40_H & 650 & kHz \\ Total \ Harmonic \ Distortion & V_{S} & V_{A} = V_{B} = 00 \ k\Omega, \ Code = 40_H & 69 & kHz \\ V_W \ Settling \ Time & V_S & V_A = V \ DNB \ V_A = 0 \ V_S \ V_A = 0 \ V_S \ V_B = 2.5 \ V \ dc, \ f = 1 \ kHz & 0.002 \ \% \\ V_A = V_{DNS} \ V_A = 0 \ V_S \ V_A = 0 \ V_A \ V_A = V \ V_A = 0 \ V_A \ V_A = V \ V_A = 0 \ V_A \ V_A = V \ V_B = 2.5 \ V \ dc, \ f = 1 \ kHz & 0.002 \ \% \\ \hline Total \ Harmonic \ Distortion \ V_S \ V_A = V \ W_B \ B \ W_B \ S \ V_A \ W_B \ S \ S \ V_A \ V_B \ S \ S \ S \ V_A \ V_B \ S \ S \ V_A \ V_B \ S \ S \ S \ V_A \ S \ S \ S \ V_A \ S \ S \ S \ S \ V_A \ V_B \ S \ S \ S \ V_A \ V_B \ S \ S \ S \ S \ S \ S \ V_A \ V_B \ S \ S \ S \ S \ S \ S \ S \ S \ S \ $	8 8		$f = 1$ MHz Measured to GND Code = 40_{rx}	0	10	* DD	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1		, , , , , , , , , , , , , , , , , , ,				-
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	-						-
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DIGITAL INPLITS AND OUTPUTS	-					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Vm	$V_{DD} = +5 V/+3 V$	2 4/2 1			V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				2.1/2.1		0.8/0.6	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					5		•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	POWER SUPPLIES						
Supply Current Power Dissipation ⁶ Power Supply Sensitivity I_{DD} P_{DISS} PSS $V_{IH} = +5 V \text{ or } V_{IL} = 0 V, V_{DD} = +5 V$ $V_{IH} = +5 V \text{ or } V_{IL} = 0 V, V_{DD} = +5 V$ 1540 μA μW DYNAMIC CHARACTERISTICS ^{5, 7, 8} Bandwidth -3 dBBW_10K BW_50K BW_50KBW_10K, Code = 40_H BW_100K Total Harmonic Distortion V_W Settling Time V_S BW_10K BW_100K THD_W V_S R_{AB} = 10 k\Omega, Code = 40_H $A_{AB} = 50 k\Omega, Code = 40_H$ $V_A = 1 V rms + 2.5 V dc, V_B = 2.5 V dc, f = 1 kHz$ $V_A = V_{DD}, V_B = 0 V, 50\%$ of Final Value, $10K/50K/100K$ $R_{WB} = 5 k\Omega, f = 1 kHz$ 650 $AI = 10 K/Z$ $AI = 10 K/Z$ μA μW $A = 10 K/Z$ TOTAL HARMONIC DISTORION V_W Settling Time $R_{BB} = 50 k\Omega, F = 1 kHz$ $A_{BB} = 10 k_Z$ $A = V_{DD}, V_B = 0 V, 50\%$ of Final Value, $10K/50K/100K$ $0.6/3/6$ μM μM TIMDERFACE TIMING CHARACTERISTICS Applies to All Parts ^{5, 9} $AII Parts^{5, 9}$ $AII Parts^{5, 9}$		Vpp		2.7		5 5	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{H} = +5 V \text{ or } V_{H} = 0 V, V_{DD} = +5 V$		15		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-				0.004	0.015	•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DVNAMIC CHARACTERISTICS ^{5, 7, 8}						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		BW 10K	$R_{\rm AD} = 10 \text{ kO}$. Code = $40_{\rm M}$		650		kHz
$ \begin{array}{c c} BW_100K \\ Total Harmonic Distortion \\ V_W Settling Time \\ Resistor Noise Voltage \\ \hline INTERFACE TIMING CHARACTERISTICS Applies to All Parts^{5,9} \\ \end{array} \begin{array}{c c} BW_100k \\ THD_W \\ V_A = 100 k\Omega, Code = 40_H \\ 0, Code = 40_H \\$	Buildwidth 9 dB	_					
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$							
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Total Harmonic Distortion	_					
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$					0.002		,,,
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	w state g	-3			0.6/3/6		μs
	Resistor Noise Voltage	e _{NWB}	$R_{WB} = 5 k\Omega$, f = 1 kHz				
	INTERFACE TIMING CHARACTERIS	TICS Applies	to All Parts ^{5, 9}				
	Input Clock Pulsewidth	t _{CH} , t _{CL}	Clock Level High or Low	25			ns
$\frac{1}{CS} \text{ to CLK Setup Time} \qquad t_{CSS} \qquad 20 \qquad \text{ns}$							
$\overline{\text{CS}}$ Rise to Clock Hold Time t_{CSH} 20 ns				20			ns
U/\overline{D} to Clock Fall Setup Time t_{UDS} 10 ns				10			ns

NOTES

¹Typicals represent average readings at +25°C and V_{DD} = +5 V.

²Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See Figure 29 test circuit. ³INL and DNL are measured at V_w with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V_A = V_{DD} and V_B = 0 V. DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions. See Figure 28 test circuit.

⁴Resistor terminals A, B, W have no limitations on polarity with respect to each other.

⁵Guaranteed by design and not subject to production test.

 ${}^{6}P_{DISS}$ is calculated from (I_{DD} × V_{DD}). CMOS logic level inputs result in minimum power dissipation.

⁷Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption.

⁸All dynamic characteristics use V_{DD} = +5 V.

 9 See timing diagrams for location of measured values. All input control voltages are specified with t_R = t_F = 1 ns (10% to 90% of V_{DD}) and timed from a voltage level of 1.6 V. Switching characteristics are measured using both V_{DD} = +3 V or +5 V.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted})$

V_{DD} to GND0.3 V, +7 V
V_A , V_B , V_W to GND0 V, V_{DD}
A_X-B_X , A_X-W_X , B_X-W_X ±20 mA
Digital Input Voltage to GND $\dots 0$ V, V _{DD} + 0.3 V
Operating Temperature Range40°C to +85°C
Maximum Junction Temperature (T_J MAX)+150°C
Storage Temperature
Lead Temperature (Soldering, 10 sec)+300°C
Package Power Dissipation $(T_J \max - T_A)/\theta_{JA}$
Thermal Resistance θ_{IA}
P-DIP (N-8) 103°C/W
SOIC (SO-8) 158°C/W
μSOIC (RM-8) 206°C/W

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table I. Truth Table

CS	CLK	U/D	Operation
L	Ŧ	Н	Wiper Increment Toward Terminal A
L	¥	L	Wiper Decrement Toward Terminal B
Η	Х	Х	Wiper Position Fixed





Figure 3. Detail Timing Diagram

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin No.	Name	Description
1	CLK	Serial Clock Input, Negative Edge Triggered
2	U/\overline{D}	UP/DOWN Direction Increment Control
3	A1	Terminal A1
4	GND	Ground
5	W1	Wiper Terminal
6	B1	Terminal B1
7	CS	Chip Select Input, Active Low
8	V_{DD}	Positive Power Supply

ORDERING GUIDE

Model	kΩ	Temperature Range	Package Descriptions	Package Options
AD5220BN10	10	-40°C to +85°C	8-Lead Plastic DIP	N-8
AD5220BR10	10	-40°C to +85°C	8-Lead (SOIC)	SO-8
AD5220BRM10	10	-40°C to +85°C	8-Lead µSOIC	RM-8
AD5220BN50	50	-40°C to +85°C	8-Lead Plastic DIP	N-8
AD5220BR50	50	-40°C to +85°C	8-Lead (SOIC)	SO-8
AD5220BRM50	50	-40°C to +85°C	8-Lead µSOIC	RM-8
AD5220BN100	100	-40°C to +85°C	8-Lead Plastic DIP	N-8
AD5220BR100	100	-40°C to +85°C	8-Lead (SOIC)	SO-8
AD5220BRM100	100	-40°C to +85°C	8-Lead µSOIC	RM-8

NOTE

The AD5220 die size is 37 mil × 54 mil, 1998 sq mil; 0.938 mm × 1.372 mm, 1.289 sq mm. Contains 754 transistors. Patent Number 5495245 applies.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5220 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



AD5220–Typical Performance Characteristics




Figure 4. Wiper to End Terminal Resistance vs. Code




Figure 5. Resistance Linearity vs. Conduction Current




Figure 7. R-DNL Relative Resistance Step Position Nonlinearity Error vs. Code




Figure 8. R-INL Resistance Nonlinearity Error vs. Supply Voltage




Figure 6. Wiper Contact Resistance




Figure 9. Potentiometer Divider INL Error vs. Code




Figure 10. Potentiometer Divider DNL Error vs. Code




Figure 11. Potentiometer Divider INL Error vs. Supply Voltage




Figure 12. Nominal Resistance vs. Temperature




Figure 13. $\Delta V_{WB}/\Delta T$ Potentiometer Mode Tempco (10 k Ω and 50 k Ω)




Figure 14. $\Delta R_{WB}/\Delta T$ Rheostat




Figure 15. 10 k Ω Gain vs. Frequency vs. Code




Figure 16. 50 k Ω Gain vs. Frequency vs. Code




Figure 17. 100 k Ω Gain vs. Frequency vs. Code




Figure 18. Digital Feedthrough




Figure 19. Midscale Transition Glitch




Figure 20. Total Harmonic Distortion Plus Noise vs. Frequency




Figure 21. Normalized Gain Flatness vs. Frequency




Figure 22. Power Supply Rejection vs. Frequency




Figure 23. I_{DD} Supply Current vs. Clock Frequency




Figure 24. Incremental Wiper Contact Resistance vs. V_B




Figure 25. Supply Current vs. Temperature I_{DD}




Figure 26. Supply Current vs. Input Logic Voltage

Parametric Test Circuits-AD5220




Figure 27. Potentiometer Divider Nonlinearity Error Test Circuit (INL, DNL)




Figure 28. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 29. Wiper Resistance Test Circuit




Figure 30. Power Supply Sensitivity Test Circuit (PSS, PSRR)




Figure 31. Inverting Programmable Gain Test Circuit




Figure 32. Noninverting Programmable Gain Test Circuit




Figure 33. Gain vs. Frequency Test Circuit




Figure 34. Incremental ON Resistance Test Circuit

OPERATION

The AD5220 provides a 128-position digitally controlled variable resistor (VR) device. Changing the VR settings is accomplished by pulsing the CLK pin while \overline{CS} is active low. The direction of the increment is controlled by the U/ \overline{D} (UP/DOWN) control input pin. When the wiper hits the end of the resistor (Terminals A or B) additional CLK pulses no longer change the wiper setting. The wiper position is immediately decoded by the wiper decode logic changing the wiper resistance. Appropriate debounce circuitry is required when push button switches are used to control the count sequence and direction of count. The exact timing requirements are shown in Figure 3. The AD5220 powers ON in a centered wiper position exhibiting nearly equal resistances of R_{WA} and R_{WB} .




Figure 35. Block Diagram

DIGITAL INTERFACING OPERATION

The AD5220 contains a three-wire serial input interface. The three inputs are clock (CLK), \overline{CS} and UP/DOWN (U/ \overline{D}). The negative-edge sensitive CLK input requires clean transitions to avoid clocking multiple pulses into the internal UP/DOWN counter register, see Figure 35. Standard logic families work well. If mechanical switches are used for product evaluation they should be debounced by a flip-flop or other suitable means. When \overline{CS} is taken active low the clock begins to increment or decrement the internal UP/DOWN counter dependent upon the state of the U/\overline{D} control pin. The UP/DOWN counter value (D) starts at 40_H at system power ON. Each new CLK pulse will increment the value of the internal counter by one LSB until the full scale value of $3F_{\rm H}$ is reached as long as the U/\overline{D} pin is logic high. If the U/\overline{D} pin is taken to logic low the counter will count down stopping at code 00_H (zero-scale). Additional clock pulses on the CLK pin are ignored when the wiper is at either the 00_H position or the $3F_H$ position.

All digital inputs (\overline{CS} , U/ \overline{D} , CLK) are protected with a series input resistor and parallel Zener ESD structure shown in Figure 36.



Figure 36. Equivalent ESD Protection Digital Pins




Figure 37. Equivalent ESD Protection Analog Pins




Figure 38. AD5220 Equivalent RDAC Circuit

PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A and B is available with values of 10 k Ω , 50 k Ω , and 100 k Ω . The final three characters of the part number determine the nominal resistance value, e.g., $10 \text{ k}\Omega = 10$; $50 \text{ k}\Omega = 50$; $100 \text{ k}\Omega = 100$. The nominal resistance (R_{AB}) of the VR has 128 contact points accessed by the wiper terminal, plus the B terminal contact. At power ON the resistance from the wiper to either end Terminal A or B is approximately equal. Clocking the CLK pin will increase the resistance from the Wiper W to Terminal B by one unit of R_S resistance (see Figure 38). The resistance R_{WB} is determined by the number of pulses applied to the clock pin. Each segment of the internal resistor string has a nominal resistance value of $R_s = R_{AB}/128$, which becomes 78 Ω in the case of the 10 k Ω AD5220BN10 product. Care should be taken to limit the current flow between W and B in the direct contact state to a maximum value of 5 mA to avoid degradation or possible destruction of the internal switch contact.

Like the mechanical potentiometer the RDAC replaces, it is totally symmetrical (see Figure 38). The resistance between the Wiper W and Terminal A also produces a digitally controlled resistance R_{WA} . When these terminals are used the B-terminal should be tied to the wiper.

The typical part-to-part distribution of R_{BA} is process lot dependent having a $\pm 30\%$ variation. The change in R_{BA} with temperature has a 800 ppm/°C temperature coefficient.

The R_{BA} temperature coefficient increases as the wiper is programmed near the B-terminal due to the larger percentage contribution of the wiper contact switch resistance, which has a 0.5%/°C temperature coefficient. Figure 14 shows the effect of the wiper contact resistance as a function of code setting. Another performance factor influenced by the switch contact resistance is the relative linearity error performance between the 10 k Ω , and the 50 k Ω or 100 k Ω versions. The same switch contact resistance is used in all three versions. Thus the performance of the 50 k Ω and 100 k Ω devices which have the least impact on wiper switch resistance exhibits the best linearity error, see Figures 7 and 8.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates an output voltage proportional to the input voltage applied to a given terminal. For example connecting A Terminal to +5 V and B Terminal to ground produces an output voltage at the wiper which can be any value starting at zero volts up to 1 LSB less than +5 V. Each LSB of voltage is equal to the voltage applied across terminals AB divided by the 128-position resolution of the potentiometer divider. The general equation defining the output voltage with respect to ground for any given input voltage applied to terminals AB is:

$$V_{W}(D) = D/128 \times V_{AB} + V_B \tag{1}$$

D represents the current contents of the internal UP/DOWN counter.

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Here the output voltage is dependent on the ratio of the internal resistors, not the absolute value, therefore, the drift improves to 20 ppm/°C.

APPLICATIONS INFORMATION

The negative-edge sensitive CLK pin does not contain any internal debounce circuitry. This standard CMOS logic input responds to fast negative edges and needs to be debounced externally with an appropriate circuit designed for the type of switch closure device being used. Good performance results at the CLK input pin when the negative logic transition has a minimum slew rate of 1 V/ μ s. A wide variety of standard circuits can be used such as a one-shot multivibrator, Schmitt Triggered gates, cross coupled flip-flops, or RC filters to drive the CLK pin with uniform negative edges. This will prevent the digital potentiometer from skipping output codes while counting due to switch contact bounce.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

