



# Am29LV800B

8 Megabit (1 M x 8-Bit/512 K x 16-Bit)

CMOS 3.0 Volt-only Boot Sector Flash Memory

## DISTINCTIVE CHARACTERISTICS

### ■ Single power supply operation

- Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
- Regulated voltage range: 3.0 to 3.6 volt read and write operations and for compatibility with high performance 3.3 volt microprocessors

### ■ Manufactured on 0.35 $\mu\text{m}$ process technology

- Compatible with 0.5  $\mu\text{m}$  Am29LV800 device

### ■ High performance

- Full voltage range: access times as fast as 80 ns
- Regulated voltage range: access times as fast as 70 ns

### ■ Ultra low power consumption (typical values at 5 MHz)

- 200 nA Automatic Sleep mode current
- 200 nA standby mode current
- 7 mA read current
- 15 mA program/erase current

### ■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and fifteen 64 Kbyte sectors (byte mode)
- One 8 Kword, two 4 Kword, one 16 Kword, and fifteen 32 Kword sectors (word mode)
- Supports full chip erase
- Sector Protection features:

A hardware method of locking a sector to prevent any program or erase operations within that sector

Sectors can be locked in-system or via programming equipment

Temporary Sector Unprotect feature allows code changes in previously locked sectors

### ■ Unlock Bypass Program Command

- Reduces overall programming time when issuing multiple program command sequences

### ■ Top or bottom boot block configurations available

### ■ Embedded Algorithms

- Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
- Embedded Program algorithm automatically writes and verifies data at specified addresses

### ■ Minimum 1,000,000 write cycle guarantee per sector

### ■ Package option

- 48-ball FBGA
- 48-pin TSOP
- 44-pin SO

### ■ Compatibility with JEDEC standards

- Pinout and software compatible with single-power supply Flash
- Superior inadvertent write protection

### ■ Data# Polling and toggle bits

- Provides a software method of detecting program or erase operation completion

### ■ Ready/Busy# pin (RY/BY#)

- Provides a hardware method of detecting program or erase cycle completion

### ■ Erase Suspend/Erase Resume

- Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation

### ■ Hardware reset pin (RESET#)

- Hardware method to reset the device to reading array data

## GENERAL DESCRIPTION

The Am29LV800B is an 8 Mbit, 3.0 volt-only Flash memory organized as 1,048,576 bytes or 524,288 words. The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin TSOP packages. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device requires only a single, 3.0 volt  $V_{CC}$  supply to perform read, program, and erase operations. A standard EPROM programmer can also be used to program and erase the device.

This device is manufactured using AMD's 0.35  $\mu\text{m}$  process technology, and offers all the features and benefits of the Am29LV800, which was manufactured using 0.5  $\mu\text{m}$  process technology. In addition, the Am29LV800B features unlock bypass programming and in-system sector protection/unprotection.

The standard device offers access times of 70, 80, 90 and 120 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The **Unlock Bypass** mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically prepro-

grams the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

**Hardware data protection** measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.


AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.

## PRODUCT SELECTOR GUIDE



Family Part Number		Am29LV800B			
Speed Options	Regulated Voltage Range: $V_{CC} = 3.0\text{--}3.6\text{ V}$	70R			
	Full Voltage Range: $V_{CC} = 2.7\text{--}3.6\text{ V}$		80	90	120
Max access time, ns ( $t_{ACC}$ )		70	80	90	120
Max CE# access time, ns ( $t_{CE}$ )		70	80	90	120
Max OE# access time, ns ( $t_{OE}$ )		30	30	35	50



**Note:** See "AC Characteristics" for full specifications.

## BLOCK DIAGRAM



# CONNECTION DIAGRAMS





## Special Handling Instructions for FBGA Package


Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

## PIN CONFIGURATION

A0–A18	=	19 addresses
DQ0–DQ14	=	15 data inputs/outputs
DQ15/A-1	=	DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode)
BYTE#	=	Selects 8-bit or 16-bit mode
CE#	=	Chip enable
OE#	=	Output enable
WE#	=	Write enable
RESET#	=	Hardware reset pin, active low
RY/BY#	=	Ready/Busy# output
V <sub>CC</sub>	=	3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances)
V <sub>SS</sub>	=	Device ground
NC	=	Pin not connected internally

## LOGIC SYMBOL




21490E-4

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations	
Am29LV800BT70R, Am29LV800BB70R	EC, EI, FC, FI, SC, SI, WBC
Am29LV800BT80, Am29LV800BB80	EC, EI, EE, FC, FI, FE, SC, SI, SE, WBC, WBI, WBE
Am29LV800BT90, Am29LV800BB90	
Am29LV800BT120, Am29LV800BB120	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the

register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

**Table 1. Am29LV800B Device Bus Operations**

Operation	CE#	OE#	WE#	RESET#	Addresses (Note 1)	DQ0– DQ7	DQ8–DQ15	
							BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>
Read	L	L	H	H	A <sub>IN</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	DQ8–DQ14 = High-Z, DQ15 = A-1
Write	L	H	L	H	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	
Standby	V <sub>CC</sub> ± 0.3 V	X	X	V <sub>CC</sub> ± 0.3 V	X	High-Z	High-Z	High-Z
Output Disable	L	H	H	H	X	High-Z	High-Z	High-Z
Reset	X	X	X	L	X	High-Z	High-Z	High-Z
Sector Protect (Note 2)	L	H	L	V <sub>ID</sub>	Sector Address, A6 = L, A1 = H, A0 = L	D <sub>IN</sub>	X	X
Sector Unprotect (Note 2)	L	H	L	V <sub>ID</sub>	Sector Address, A6 = H, A1 = H, A0 = L	D <sub>IN</sub>	X	X
Temporary Sector Unprotect	X	X	X	V <sub>ID</sub>	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	High-Z

**Legend:**

L = Logic Low = V<sub>IL</sub>, H = Logic High = V<sub>IH</sub>, V<sub>ID</sub> = 12.0 ± 0.5 V, X = Don't Care, A<sub>IN</sub> = Address In, D<sub>IN</sub> = Data In, D<sub>OUT</sub> = Data Out

**Notes:**

1. Addresses are A18:A0 in word mode (BYTE# = V<sub>IH</sub>), A18:A-1 in byte mode (BYTE# = V<sub>IL</sub>).
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector Protection/Unprotection" section.

## Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins DQ15–DQ0 operate in the byte or word configuration. If the BYTE# pin is set at logic '1', the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

## Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V<sub>IL</sub>. CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE#

should remain at V<sub>IH</sub>. The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to Figure 13 for the timing diagram. I<sub>CC1</sub> in the DC Characteristics table represents the active current specification for reading array data.



## Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$ .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. Refer to “Word/Byte Configuration” for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The “Word/Byte Program Command Sequence” section has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Tables 2 and 3 indicate the address space that each sector occupies. A “sector address” consists of the address bits required to uniquely select a sector. The “Command Definitions” section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the “Autoselect Mode” and “Autoselect Command Sequence” sections for more information.

$I_{CC2}$  in the DC Characteristics table represents the active current specification for the write mode. The “AC Characteristics” section contains timing specification tables and timing diagrams for write operations.

## Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and  $I_{CC}$  read specifications apply. Refer to “Write Operation Status” for more information, and to “AC Characteristics” for timing diagrams.

## Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at  $V_{CC} \pm 0.3$  V. (Note that this is a more restricted voltage range than  $V_{IH}$ .) If CE# and RESET# are held at  $V_{IH}$ , but not within  $V_{CC} \pm 0.3$  V, the device will be in the standby mode, but

the standby current will be greater. The device requires standard access time ( $t_{CE}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

In the DC Characteristics table,  $I_{CC3}$  and  $I_{CC4}$  represents the standby current specification.

## Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC} + 30$  ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.  $I_{CC4}$  in the DC Characteristics table represents the automatic sleep mode current specification.

## RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of  $t_{RP}$  the device **immediately terminates** any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS} \pm 0.3$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS} \pm 0.3$  V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a “0” (busy) until the internal reset operation is complete, which requires a time of  $t_{READY}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is “1”), the reset operation is completed within a time of  $t_{READY}$  (not during Embedded Algorithms). The system can read data  $t_{RH}$  after the RESET# pin returns to  $V_{IH}$ .

Refer to the AC Characteristics tables for RESET# parameters and to Figure 14 for the timing diagram.

## Output Disable Mode

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins are placed in the high impedance state.

**Table 2. Am29LV800BT Top Boot Block Sector Address Table**

Sector	A18	A17	A16	A15	A14	A13	A12	Sector Size (Kbytes/ Kwords)	Address Range (in hexadecimal)	
									(x8) Address Range	(x16) Address Range
SA0	0	0	0	0	X	X	X	64/32	00000h–0FFFFh	00000h–07FFFh
SA1	0	0	0	1	X	X	X	64/32	10000h–1FFFFh	08000h–0FFFFh
SA2	0	0	1	0	X	X	X	64/32	20000h–2FFFFh	10000h–17FFFh
SA3	0	0	1	1	X	X	X	64/32	30000h–3FFFFh	18000h–1FFFFh
SA4	0	1	0	0	X	X	X	64/32	40000h–4FFFFh	20000h–27FFFh
SA5	0	1	0	1	X	X	X	64/32	50000h–5FFFFh	28000h–2FFFFh
SA6	0	1	1	0	X	X	X	64/32	60000h–6FFFFh	30000h–37FFFh
SA7	0	1	1	1	X	X	X	64/32	70000h–7FFFFh	38000h–3FFFFh
SA8	1	0	0	0	X	X	X	64/32	80000h–8FFFFh	40000h–47FFFh
SA9	1	0	0	1	X	X	X	64/32	90000h–9FFFFh	48000h–4FFFFh
SA10	1	0	1	0	X	X	X	64/32	A0000h–AFFFFh	50000h–57FFFh
SA11	1	0	1	1	X	X	X	64/32	B0000h–BFFFFh	58000h–5FFFFh
SA12	1	1	0	0	X	X	X	64/32	C0000h–CFFFFh	60000h–67FFFh
SA13	1	1	0	1	X	X	X	64/32	D0000h–DFFFFh	68000h–6FFFFh
SA14	1	1	1	0	X	X	X	64/32	E0000h–EFFFFh	70000h–77FFFh
SA15	1	1	1	1	0	X	X	32/16	F0000h–F7FFFh	78000h–7BFFFh
SA16	1	1	1	1	1	0	0	8/4	F8000h–F9FFFh	7C000h–7CFFFh
SA17	1	1	1	1	1	0	1	8/4	FA000h–FBFFFh	7D000h–7DFFFh
SA18	1	1	1	1	1	1	X	16/8	FC000h–FFFFFh	7E000h–7FFFFh

Table 3. Am29LV800BB Bottom Boot Block Sector Address Table

Sector	A18	A17	A16	A15	A14	A13	A12	Sector Size (Kbytes/ Kwords)	Address Range (in hexadecimal)	
									(x8) Address Range	(x16) Address Range
SA0	0	0	0	0	0	0	X	16/8	00000h–03FFFh	00000h–01FFFh
SA1	0	0	0	0	0	1	0	8/4	04000h–05FFFh	02000h–02FFFh
SA2	0	0	0	0	0	1	1	8/4	06000h–07FFFh	03000h–03FFFh
SA3	0	0	0	0	1	X	X	32/16	08000h–0FFFFh	04000h–07FFFh
SA4	0	0	0	1	X	X	X	64/32	10000h–1FFFFh	08000h–0FFFFh
SA5	0	0	1	0	X	X	X	64/32	20000h–2FFFFh	10000h–17FFFh
SA6	0	0	1	1	X	X	X	64/32	30000h–3FFFFh	18000h–1FFFFh
SA7	0	1	0	0	X	X	X	64/32	40000h–4FFFFh	20000h–27FFFh
SA8	0	1	0	1	X	X	X	64/32	50000h–5FFFFh	28000h–2FFFFh
SA9	0	1	1	0	X	X	X	64/32	60000h–6FFFFh	30000h–37FFFh
SA10	0	1	1	1	X	X	X	64/32	70000h–7FFFFh	38000h–3FFFFh
SA11	1	0	0	0	X	X	X	64/32	80000h–8FFFFh	40000h–47FFFh
SA12	1	0	0	1	X	X	X	64/32	90000h–9FFFFh	48000h–4FFFFh
SA13	1	0	1	0	X	X	X	64/32	A0000h–AFFFFh	50000h–57FFFh
SA14	1	0	1	1	X	X	X	64/32	B0000h–BFFFFh	58000h–5FFFFh
SA15	1	1	0	0	X	X	X	64/32	C0000h–CFFFFh	60000h–67FFFh
SA16	1	1	0	1	X	X	X	64/32	D0000h–DFFFFh	68000h–6FFFFh
SA17	1	1	1	0	X	X	X	64/32	E0000h–EFFFFh	70000h–77FFFh
SA18	1	1	1	1	X	X	X	64/32	F0000h–FFFFFh	78000h–7FFFFh

**Note for Tables 2 and 3:** Address range is A18:A-1 in byte mode and A18:A0 in word mode. See “Word/Byte Configuration” section for more information.

## Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires  $V_{ID}$  (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Table 4. In addition, when verifying sector protection, the sec-

tor address must appear on the appropriate highest order address bits (see Tables 2 and 3). Table 4 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 5. This method does not require  $V_{ID}$ . See “Command Definitions” for details on using the autoselect mode.

Table 4. Am29LV800B Autoselect Codes (High Voltage Method)

Description	Mode	CE#	OE#	WE#	A18 to A12	A11 to A10	A9	A8 to A7	A6	A5 to A2	A1	A0	DQ8 to DQ15	DQ7 to DQ0
Manufacturer ID: AMD		L	L	H	X	X	V <sub>ID</sub>	X	L	X	L	L	X	01h
Device ID: Am29LV800B (Top Boot Block)	Word	L	L	H	X	X	V <sub>ID</sub>	X	L	X	L	H	22h	DAh
	Byte	L	L	H									X	DAh
Device ID: Am29LV800B (Bottom Boot Block)	Word	L	L	H	X	X	V <sub>ID</sub>	X	L	X	L	H	22h	5Bh
	Byte	L	L	H									X	5Bh
Sector Protection Verification		L	L	H	SA	X	V <sub>ID</sub>	X	L	X	H	L	X	01h (protected)
													X	00h (unprotected)

L = Logic Low = V<sub>IL</sub>, H = Logic High = V<sub>IH</sub>, SA = Sector Address, X = Don't care.

## Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at its factory prior to shipping the device through AMD's ExpressFlash™ Service. Contact an AMD representative for details.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.

Sector Protection/unprotection can be implemented via two methods.


The primary method requires V<sub>ID</sub> on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 23 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle.

The alternate method intended only for programming equipment requires V<sub>ID</sub> on address pin A9 and OE#. This method is compatible with programmer routines written for earlier 3.0 volt-only AMD flash devices. Publication number 20536 contains further details; contact an AMD representative to request a copy.

## Temporary Sector Unprotect

This feature allows temporary unprotection of previously protected sectors to change data in-system. The

Sector Unprotect mode is activated by setting the RESET# pin to V<sub>ID</sub>. During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once V<sub>ID</sub> is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 1 shows the algorithm, and Figure 22 shows the timing diagrams, for this feature.




21490E-5

### Notes:

1. All protected sectors unprotected.
2. All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation



21490E-6

Figure 2. In-System Sector Protect/Unprotect Algorithms

## Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 5 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{CC}$  power-up and power-down transitions, or from system noise.

### Low $V_{CC}$ Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the

proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

### Write Pulse “Glitch” Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

### Logical Inhibit

Write cycles are inhibited by holding any one of OE# =  $V_{IL}$ , CE# =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

### Power-Up Write Inhibit

If WE# = CE# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

## COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. Table 5 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in the “AC Characteristics” section.

### Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See “Erase Suspend/Erase Resume Commands” for more information on this mode.

The system *must* issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the “Reset Command” section, next.

See also “Requirements for Reading Array Data” in the “Device Bus Operations” section for more information. The Read Operations table provides the read parameters, and Figure 13 shows the timing diagram.

### Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

### Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. Table 5 shows the address and data requirements. This method is an alternative to that shown in Table 4, which is intended for PROM programmers and requires  $V_{ID}$  on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect com-

mand. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h in word mode (or 02h in byte mode) returns the device code. A read cycle containing a sector address (SA) and the address 02h in word mode (or 04h in byte mode) returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Tables 2 and 3 for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

### Word/Byte Program Command Sequence

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 5 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See “Write Operation Status” for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the programming operation. The program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.


Programming is allowed in any sequence and across sector boundaries. **A bit cannot be programmed from a “0” back to a “1”.** Attempting to do so may halt the operation and set DQ5 to “1”, or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still “0”. Only erase operations can convert a “0” to a “1”.

### Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 5 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h; the second cycle the data 00h. Addresses are don't care for both cycles. The device then returns to reading array data.

Figure 3 illustrates the algorithm for the program operation. See the Erase/Program Operations table in “AC Characteristics” for parameters, and to Figure 17 for timing diagrams.



21490E-7

**Note:** See Table 5 for program command sequence.

**Figure 3. Program Operation**

## Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 5 shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a **hardware reset** during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See “Write Operation Status” for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 4 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in “AC Characteristics” for parameters, and to Figure 18 for timing diagrams.

## Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. Table 5 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50  $\mu$ s begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50  $\mu$ s, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50  $\mu$ s, the system need not monitor DQ3. **Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data.** The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the “DQ3: Sector Erase Timer” section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.



When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to “Write Operation Status” for information on these status bits.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the “AC Characteristics” section for parameters, and to Figure 18 for timing diagrams.

### Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50  $\mu$ s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are “don’t-cares” when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20  $\mu$ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.


After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device “erase suspends” all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See “Write Operation Status” for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6

status bits, just as in the standard program operation. See “Write Operation Status” for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See “Autoselect Command Sequence” for more information.

The system must write the Erase Resume command (address bits are “don’t care”) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.



21490E-8

#### Notes:

1. See Table 5 for erase command sequence.
2. See “DQ3: Sector Erase Timer” for more information.

**Figure 4. Erase Operation**

Table 5. Am29LV800B Command Definitions

Command Sequence (Note 1)			Cycles	Bus Cycles (Notes 2-5)											
				First		Second		Third		Fourth		Fifth		Sixth	
				Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 6)			1	RA	RD										
Reset (Note 7)			1	XXX	F0										
Autoselect (Note 8)	Manufacturer ID	Word	4	555	AA	2AA	55	555	90	X00	01				
		Byte	4	AAA	AA	555	55	AAA	90	X01	22DA				
	Device ID, Top Boot Block	Word	4	555	AA	2AA	55	555	90	X01	22DA				
		Byte	4	AAA	AA	555	55	AAA	90	X02	DA				
	Device ID, Bottom Boot Block	Word	4	555	AA	2AA	55	555	90	X01	225B				
		Byte	4	AAA	AA	555	55	AAA	90	X02	5B				
	Sector Protect Verify (Note 9)	Word	4	555	AA	2AA	55	555	90	(SA) X02	XX00				
		Word	4	555	AA	2AA	55	555	90	(SA) X02	XX01				
		Byte	4	AAA	AA	555	55	AAA	90	(SA) X04	00				
		Byte	4	AAA	AA	555	55	AAA	90	(SA) X04	01				
Program	Word	4	555	AA	2AA	55	555	A0	PA	PD					
	Byte	4	AAA	AA	555	55	AAA	A0	PA	PD					
Unlock Bypass	Word	3	555	AA	2AA	55	555	20							
	Byte	3	AAA	AA	555	55	AAA	20							
Unlock Bypass Program (Note 10)			2	XXX	A0	PA	PD								
Unlock Bypass Reset (Note 11)			2	XXX	90	XXX	00								
Chip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10	
	Byte	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10	
Sector Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30	
	Byte	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA	30	
Erase Suspend (Note 12)			1	XXX	B0										
Erase Resume (Note 13)			1	XXX	30										

**Legend:**

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed.

Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A18–A12 uniquely select any sector.

**Notes:**

- See Table 1 for description of bus operations.
- All values are in hexadecimal.
- Except when reading array or autoselect data, all bus cycles are write operations.
- Data bits DQ15–DQ8 are don't cares for unlock and command cycles.
- Address bits A18–A11 are don't cares for unlock and command cycles, unless PA or SA required.
- No unlock or command cycles required when reading array data.
- The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).
- The fourth cycle of the autoselect command sequence is a read cycle.
- The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
- The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- The Unlock Bypass Reset command is required to return to reading array data when the device is in the unlock bypass mode.
- The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- The Erase Resume command is valid only during the Erase Suspend mode.

## WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 6 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

### DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1  $\mu$ s, then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a “0” on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a “1” on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to “1”; prior to this, the device outputs the “complement,” or “0.” The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100  $\mu$ s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. Figure 19, Data# Polling Timings (During Embedded Algorithms), in the “AC Characteristics” section illustrates this.

Table 6 shows the outputs for Data# Polling on DQ7. Figure 5 shows the Data# Polling algorithm.



**Notes:**

1. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = “1” because DQ7 may change simultaneously with DQ5.

21490E-9

**Figure 5. Data# Polling Algorithm**

## **RY/BY#: Ready/Busy#**

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to  $V_{CC}$ .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 6 shows the outputs for RY/BY#. Figures 13, 14, 17 and 18 shows RY/BY# for read, reset, program, and erase operations, respectively.

## **DQ6: Toggle Bit I**

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100  $\mu$ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on “DQ7: Data# Polling”).

If a program address falls within a protected sector, DQ6 toggles for approximately 1  $\mu$ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 6 shows the outputs for Toggle Bit I on DQ6. Figure 6 shows the toggle bit algorithm. Figure 20 in the “AC Characteristics” section shows the toggle bit timing diagrams. Figure 21 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on “DQ2: Toggle Bit II”.

## **DQ2: Toggle Bit II**

The “Toggle Bit II” on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 6 to compare outputs for DQ2 and DQ6.


Figure 6 shows the toggle bit algorithm in flowchart form, and the section “DQ2: Toggle Bit II” explains the algorithm. See also the “DQ6: Toggle Bit I” subsection. Figure 20 shows the toggle bit timing diagram. Figure 21 shows the differences between DQ2 and DQ6 in graphical form.

## **Reading Toggle Bits DQ6/DQ2**

Refer to Figure 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).



#### Notes:

1. Read toggle bit twice to determine whether or not it is toggling. See text.
2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

21490E-10

**Figure 6. Toggle Bit Algorithm**

## DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1."

Under both these conditions, the system must issue the reset command to return the device to reading array data.

## DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." The system may ignore DQ3 if the system can guarantee that the time between additional sector erase commands will always be less than 50  $\mu$ s. See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 6 shows the outputs for DQ3.

Table 6. Write Operation Status

Operation		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard Mode	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase Suspend Mode	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A	0

**Notes:**

1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature

Plastic Packages . . . . .  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature

with Power Applied. . . . .  $-65^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Voltage with Respect to Ground

$V_{CC}$  (Note 1) . . . . .  $-0.5\text{ V}$  to  $+4.0\text{ V}$

A9, OE#, and

RESET# (Note 2). . . . .  $-0.5\text{ V}$  to  $+12.5\text{ V}$


All other pins (Note 1) . . . . .  $-0.5\text{ V}$  to  $V_{CC}+0.5\text{ V}$

Output Short Circuit Current (Note 3) . . . . . 200 mA

### Notes:


1. Minimum DC voltage on input or I/O pins is  $-0.5\text{ V}$ . During voltage transitions, input or I/O pins may undershoot  $V_{SS}$  to  $-2.0\text{ V}$  for periods of up to 20 ns. See Figure 7. Maximum DC voltage on input or I/O pins is  $V_{CC}+0.5\text{ V}$ . During voltage transitions, input or I/O pins may overshoot to  $V_{CC}+2.0\text{ V}$  for periods up to 20 ns. See Figure 8.
2. Minimum DC input voltage on pins A9, OE#, and RESET# is  $-0.5\text{ V}$ . During voltage transitions, A9, OE#, and RESET# may undershoot  $V_{SS}$  to  $-2.0\text{ V}$  for periods of up to 20 ns. See Figure 7. Maximum DC input voltage on pin A9 is  $+12.5\text{ V}$  which may overshoot to  $14.0\text{ V}$  for periods up to 20 ns.
3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.



21490E-11

**Figure 7. Maximum Negative Overshoot Waveform**



21490E-12

**Figure 8. Maximum Positive Overshoot Waveform**

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ ) . . . . .  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$

### Industrial (I) Devices

Ambient Temperature ( $T_A$ ) . . . . .  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

### Extended (E) Devices

Ambient Temperature ( $T_A$ ) . . . . .  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

### $V_{CC}$ Supply Voltages

$V_{CC}$  for regulated voltage range. . . . .  $+3.0\text{ V}$  to  $+3.6\text{ V}$

$V_{CC}$  for full voltage range. . . . .  $+2.7\text{ V}$  to  $+3.6\text{ V}$

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

## CMOS Compatible

Parameter	Description	Test Conditions		Min	Typ	Max	Unit
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC max</sub>				±1.0	µA
I <sub>LIT</sub>	A9 Input Load Current	V <sub>CC</sub> = V <sub>CC max</sub> ; A9 = 12.5 V				35	µA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC max</sub>				±1.0	µA
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current (Note 1)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , Byte Mode	5 MHz		7	12	mA
			1 MHz		2	4	
		CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , Word Mode	5 MHz		7	12	
			1 MHz		2	4	
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current (Notes 2 and 4)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub>			15	30	mA
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current	V <sub>CC</sub> = V <sub>CC max</sub> ; CE#, RESET# = V <sub>CC</sub> ±0.3 V			0.2	5	µA
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current	V <sub>CC</sub> = V <sub>CC max</sub> ; RESET# = V <sub>SS</sub> ± 0.3 V			0.2	5	µA
I <sub>CC5</sub>	Automatic Sleep Mode (Note 3)	V <sub>IH</sub> = V <sub>CC</sub> ± 0.3 V; V <sub>IL</sub> = V <sub>SS</sub> ± 0.3 V			0.2	5	µA
V <sub>IL</sub>	Input Low Voltage			−0.5		0.8	V
V <sub>IH</sub>	Input High Voltage			0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>ID</sub>	Voltage for Autoselect and Temporary Sector Unprotect	V <sub>CC</sub> = 3.3 V		11.5		12.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> = V <sub>CC min</sub>				0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = −2.0 mA, V <sub>CC</sub> = V <sub>CC min</sub>		0.85 V <sub>CC</sub>			V
V <sub>OH2</sub>		I <sub>OH</sub> = −100 µA, V <sub>CC</sub> = V <sub>CC min</sub>		V <sub>CC</sub> −0.4			
V <sub>LKO</sub>	Low V <sub>CC</sub> Lock-Out Voltage (Note 4)			2.3		2.5	V


**Notes:**

1. The  $I_{CC}$  current listed is typically less than 2 mA/MHz, with OE# at  $V_{IH}$ . Typical  $V_{CC}$  is 3.0 V.
2.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
3. Automatic sleep mode enables the low power mode when addresses remain stable for  $t_{ACC} + 30$  ns.
4. Not 100% tested.



## DC CHARACTERISTICS (Continued)


## Zero Power Flash



**Note:** Addresses are switching at 1 MHz

21490E-13

Figure 9.  $I_{CC1}$  Current vs. Time (Showing Active and Automatic Sleep Currents)



**Note:**  $T = 25^{\circ}\text{C}$

21490E-14

Figure 10. Typical  $I_{CC1}$  vs. Frequency

## TEST CONDITIONS




Figure 11. Test Setup


Table 7. Test Specifications

Test Condition	70R, 80	90, 120	Unit
Output Load	1 TTL gate		
Output Load Capacitance, $C_L$ (including jig capacitance)	30	100	pF
Input Rise and Fall Times	5		ns
Input Pulse Levels	0.0–3.0		V
Input timing measurement reference levels	1.5		V
Output timing measurement reference levels	1.5		V

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Steady	
	Changing from H to L	
	Changing from L to H	
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High Impedance State (High Z)

KS000010-PAL



21490E-16

Figure 12. Input Waveforms and Measurement Levels


## AC CHARACTERISTICS

## Read Operations

Parameter		Description	Test Setup		Speed Option				Unit
JEDEC	Std				70R	80	90	120	
$t_{AVAV}$	$t_{RC}$	Read Cycle Time (Note 1)		Min	70	80	90	120	ns
$t_{AVQV}$	$t_{ACC}$	Address to Output Delay	$CE\# = V_{IL}$ $OE\# = V_{IL}$	Max	70	80	90	120	ns
$t_{ELQV}$	$t_{CE}$	Chip Enable to Output Delay	$OE\# = V_{IL}$	Max	70	80	90	120	ns
$t_{GLQV}$	$t_{OE}$	Output Enable to Output Delay		Max	30	30	35	50	ns
$t_{EHQZ}$	$t_{DF}$	Chip Enable to Output High Z (Note 1)		Max	25	25	30	30	ns
$t_{GHQZ}$	$t_{DF}$	Output Enable to Output High Z (Note 1)		Max	25	25	30	30	ns
	$t_{OE\#}$	Output Enable Hold Time (Note 1)	Read	Min	0				ns
			Toggle and Data# Polling	Min	10				ns
$t_{AXQX}$	$t_{OH}$	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First (Note 1)		Min	0				ns

**Notes:**

1. Not 100% tested.
2. See Figure 11 and Table 7 for test specifications.



21490E-17


Figure 13. Read Operations Timings

## AC CHARACTERISTICS

## Hardware Reset (RESET#)

Parameter		Description	Test Setup		All Speed Options	Unit
JEDEC	Std					
	$t_{\text{READY}}$	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)		Max	20	$\mu\text{s}$
	$t_{\text{READY}}$	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)		Max	500	ns
	$t_{\text{RP}}$	RESET# Pulse Width		Min	500	ns
	$t_{\text{RH}}$	RESET# High Time Before Read (See Note)		Min	50	ns
	$t_{\text{RPD}}$	RESET# Low to Standby Mode		Min	20	$\mu\text{s}$
	$t_{\text{RB}}$	RY/BY# Recovery Time		Min	0	ns

**Note:** Not 100% tested.




21490E-18

Figure 14. RESET# Timings

## AC CHARACTERISTICS


## Word/Byte Configuration (BYTE#)

Parameter		Description		70R	80	90	120	Unit
JEDEC	Std							
	t <sub>ELFL</sub> /t <sub>ELFH</sub>	CE# to BYTE# Switching Low or High	Max	5				ns
	t <sub>FLQZ</sub>	BYTE# Switching Low to Output HIGH Z	Max	25	25	30	30	ns
	t <sub>FHQV</sub>	BYTE# Switching High to Output Active	Min	70	80	90	120	ns



21490E-19

Figure 15. BYTE# Timings for Read Operations



**Note:** Refer to the Erase/Program Operations table for  $t_{AS}$  and  $t_{AH}$  specifications.

21490E-20

Figure 16. BYTE# Timings for Write Operations

## AC CHARACTERISTICS


### Erase/Program Operations

Parameter		Description			70R	80	90	120	Unit
JEDEC	Std								
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)		Min	70	80	90	120	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time		Min	0				ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time		Min	45	45	45	50	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time		Min	35	35	45	50	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time		Min	0				ns
	t <sub>OES</sub>	Output Enable Setup Time		Min	0				ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)		Min	0				ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time		Min	0				ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time		Min	0				ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width		Min	35	35	35	50	ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Pulse Width High		Min	30				ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation (Note 2)		Byte	9				μs
				Word	11				
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)		Typ	0.7				sec
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time (Note 1)		Min	50				μs
	t <sub>RB</sub>	Recovery Time from RY/BY#		Min	0				ns
	t <sub>BUSY</sub>	Program/Erase Valid to RY/BY# Delay		Min	90				ns

**Notes:**

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.

## AC CHARACTERISTICS


**Notes:**

1. PA = program address, PD = program data, D<sub>OUT</sub> is the true data at the program address.
2. Illustration shows device in word mode.

21490E-21

Figure 17. Program Operation Timings

## AC CHARACTERISTICS

**Notes:**


1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
2. Illustration shows device in word mode.

21490E-22

**Figure 18. Chip/Sector Erase Operation Timings**




## AC CHARACTERISTICS



**Note:** VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

21490E-23

Figure 19. Data# Polling Timings (During Embedded Algorithms)




**Note:** VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

21490E-24

Figure 20. Toggle Bit Timings (During Embedded Algorithms)

## AC CHARACTERISTICS



**Note:** The system may use  $CE\#$  or  $OE\#$  to toggle  $DQ2$  and  $DQ6$ .  $DQ2$  toggles only when read at an address within an erase-suspended sector.


21490E-25

Figure 21. DQ2 vs. DQ6

## Temporary Sector Unprotect

Parameter		Description		All Speed Options	Unit
JEDEC	Std				
	$t_{VIDR}$	$V_{ID}$ Rise and Fall Time (See Note)	Min	500	ns
	$t_{RSP}$	RESET# Setup Time for Temporary Sector Unprotect	Min	4	$\mu s$


**Note:** Not 100% tested.



21490E-26

Figure 22. Temporary Sector Unprotect Timing Diagram

## AC CHARACTERISTICS



\* For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0.

21490E-27

**Figure 23. Sector Protect/Unprotect Timing Diagram**

## AC CHARACTERISTICS

## Alternate CE# Controlled Erase/Program Operations

Parameter		Description			70R	80	90	120	Unit
JEDEC	Std								
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)		Min	70	80	90	120	ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup Time		Min	0				ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time		Min	45	45	45	50	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time		Min	35	35	45	50	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time		Min	0				ns
	t <sub>OES</sub>	Output Enable Setup Time		Min	0				ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)		Min	0				ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time		Min	0				ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time		Min	0				ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width		Min	35	35	35	50	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High		Min	30				ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming Operation (Note 2)	Byte	Typ	9				μs
			Word	Typ	11				
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)		Typ	0.7				sec

**Notes:**

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.



## ERASE AND PROGRAMMING PERFORMANCE

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time		0.7	15	s	Excludes 00h programming prior to erasure
Chip Erase Time		14		s	
Byte Programming Time		9	300	$\mu$ s	Excludes system level overhead (Note 5)
Word Programming Time		11	360	$\mu$ s	
Chip Programming Time (Note 3)	Byte Mode	9	27	s	
	Word Mode	5.8	17	s	

**Notes:**

1. Typical program and erase times assume the following conditions: 25°C, 3.0 V  $V_{CC}$ , 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern.
2. Under worst case conditions of 90°C,  $V_{CC} = 2.7$  V, 1,000,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 5 for further information on command definitions.
6. The device has a guaranteed minimum erase and program cycle endurance of 1,000,000 cycles.

## LATCHUP CHARACTERISTICS

Description	Min	Max
Input voltage with respect to $V_{SS}$ on all pins except I/O pins (including A9, OE#, and RESET#)	-1.0 V	12.5 V
Input voltage with respect to $V_{SS}$ on all I/O pins	-1.0 V	$V_{CC} + 1.0$ V
$V_{CC}$ Current	-100 mA	+100 mA

Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 3.0$  V, one pin at a time.

## TSOP AND SO PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0$	6	7.5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0$	8.5	12	pF
$C_{IN2}$	Control Pin Capacitance	$V_{IN} = 0$	7.5	9	pF

**Notes:**


1. Sampled, not 100% tested.
2. Test conditions  $T_A = 25^\circ\text{C}$ ,  $f = 1.0$  MHz.

## DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
	125°C	20	Years


## PHYSICAL DIMENSIONS\*

## TS 048—48-Pin Standard TSOP (measured in millimeters)



\* For reference only. BSC is an ANSI standard for Basic Space Centering.


## TSR048—48-Pin Reverse TSOP (measured in millimeters)



\* For reference only. BSC is an ANSI standard for Basic Space Centering.

# PHYSICAL DIMENSIONS

## FGB—48-Ball Fine-Pitch Ball Grid Array (FBGA) 6 x 9 mm (measured in mm)




16-038-FGB-2  
EG137  
12-2-97 lv



## PHYSICAL DIMENSIONS

SO 044—44-Pin Small Outline Package (measured in millimeters)



## REVISION SUMMARY FOR AM29LV800B

**Revision E****Distinctive Characteristics**

Changed typical read and program/erase current specifications.

Device now has a guaranteed minimum endurance of 1,000,000 write cycles.

**Figure 1, In-System Sector Protect/Unprotect Algorithm**

Corrected A6 to 0, Changed wait specification to 150  $\mu$ s on sector protect and 15 ms on sector unprotect.

**DC Characteristics**

Changed typical read and program/erase current specifications.

**AC Characteristics**

*Alternate CE# Controlled Erase/Program Operations:* Changed  $t_{CP}$  to 35 ns for 70R, 80, and 90 speed options.

**Erase and Programming Performance**

Device now has a guaranteed minimum endurance of 1,000,000 write cycles.

**Physical Dimensions**

Corrected dimensions for package length and width in FBGA illustration (standalone data sheet version).

**Revision E+1****Figure 2, In-System Sector Protect/Unprotect Algorithms**

In the sector protect algorithm, added a "Reset PLSCNT=1" box in the path from "Protect another sector?" back to setting up the next sector address.

**DC Characteristics**

Changed Note 1 to indicate that OE# is at  $V_{IH}$  for the listed current.

**AC Characteristics**

*Erase/Program Operations; Alternate CE# Controlled Erase/Program Operations:* Corrected the notes reference for  $t_{WHWH1}$  and  $t_{WHWH2}$ . These parameters are 100% tested. Corrected the note reference for  $t_{VCS}$ . This parameter is not 100% tested.

**Temporary Sector Unprotect Table**

Added note reference for  $t_{VIDR}$ . This parameter is not 100% tested.

**Figure 23, Sector Protect/Unprotect Timing Diagram**

A valid address is not required for the first write cycle; only the data 60h.

**Erase and Programming Performance**

In Note 2, the worst case endurance is now 1 million cycles.

**Trademarks**

Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.