2. HardCopy IV GX Dynamic Reconfiguration

HIV53002-2.1

HardCopy® IV GX transceivers allow you to dynamically reconfigure different portions of the transceivers without powering down any part of the device. Dynamic reconfiguration is a feature available for HardCopy IV GX transceivers. Each transceiver channel has multiple physical medium attachment (PMA) controls that you can program to achieve the desired bit error ratio (BER) for your system. When you enable the dynamic reconfiguration feature, you can reconfigure the PMA controls, functional blocks, CMU phased-locked loops (PLLs), receiver clock data recovery (CDR), and input reference clocks of a transceiver channel without powering down other transceiver channels or the core HCell fabric of the device.

This chapter contains the following sections:

Conventions Used in this Chapter

The following conventions are used in this chapter:

- ALTGX_RECONFIG Instance—This term represents the dynamic reconfiguration controller instance generated by the ALTGX_RECONFIG MegaWizard™ Plug-In Manager. This term is used when the various inputs, outputs, and connections to the controller are explained.
- ALTGX Instance—This term represents the transceiver instance generated by the ALTGX MegaWizard Plug-In Manager. This term is used when the various inputs, outputs, and connections to the transceiver channels are explained.
- Alternate transmitter PLL—This term refers to one of the two CMU PLLs of a transceiver block. It refers to the CMU PLL configured in the **Reconfig Alt PLL** screen of the ALTGX MegaWizard Plug-In Manager.
- Channel and TX PLL select/reconfig—This term refers to the three dynamic reconfiguration modes: CMU PLL reconfiguration, Channel and CMU PLL reconfiguration, and Channel Reconfiguration with TX PLL select.
- CMU channel—This term refers to the CMU PLLs of a transceiver block configured as PMA-only channels.

- Dynamic Reconfiguration Controller—This term represents the dynamic reconfiguration controller. This term is used when a concept related to the controller is explained.
- Logical Channel Addressing—This term is used whenever the concept of logical channel addressing is explained. This term does not refer to the logical_channel_address port or the Use **'logical_channel_address' port for Analog controls reconfiguration** option available in the ALTGX_RECONFIG MegaWizard Plug-In Manager.
- Logical reference index—This term refers to the logical identification value of 0 or 1 assigned to the main transmitter PLL and the alternate transmitter PLL. You set this value in the **Reconfig Clks 1** and **Reconfig Alt PLL** screens of the ALTGX MegaWizard Plug-In Manager.
- logical tx pll—This term refers to the logical reference index value of the transmitter PLLs stored in the **.mif**.
- Main transmitter PLL—This term refers to one of the two CMU PLLs of a transceiver block. It refers to the CMU PLL configured in the **General** screen of the ALTGX MegaWizard Plug-In Manager.
- Memory Initialization File, also known as **.mif**—When you enable **.mif** generation in your design, a file with the extension **.mif** gets generated. This file contains information about the various ALTGX MegaWizard Plug-In Manager options you can set. Each word in the **.mif** is 16 bits wide. The dynamic reconfiguration controller writes information from the **.mif** into the transceiver channel, but only when you use the 'Channel and TX PLL select/reconfig' dynamic reconfiguration mode. For more information about implementing a **.mif** in a HardCopy ASIC, refer to the *HardCopy IV Device Family Overview* chapter in volume 1 of the *HardCopy IV Device Handbook*.
- PMA controls—This term represents **Analog controls (VOD, Pre-emphasis, Manual Equalization)** as displayed in both the ALTGX and ALTGX_RECONFIG MegaWizard Plug-In Managers.
- PMA-only channels—This term refers to both the CMU channels as well as the regular transceiver channels with only the PMA blocks enabled. When you configure the ALTGX MegaWizard Plug-In Manager in Basic (PMA Direct) protocol in the General screen, all the channels get configured as PMA-only channels.
- Regular transceiver channel—This term refers to a transmitter channel or a receiver channel or a duplex channel that has both PMA and physical coding sublayer (PCS) blocks.

Dynamic Reconfiguration Controller Architecture

The dynamic reconfiguration controller is a soft IP that utilizes HCell fabric resources. You can use only one controller per transceiver block. You cannot use the dynamic reconfiguration controller to control multiple HardCopy IV devices or any off-chip interfaces. Figure 2–1 shows a conceptual view of the dynamic reconfiguration controller architecture. For a detailed description of the inputs and outputs of the ALTGX_RECONFIG instance, refer to "Dynamic Reconfiguration Controller Port List" on page 2–55.

Figure 2–1. Dynamic Reconfiguration Controller



Note to Figure 2–1:

(1) The PMA control ports consist of the differential output voltage (V_{OD}), pre-emphasis, DC gain, and manual equalization controls.

(2) For more information, refer to Table 2–10 on page 2–55.

☞ You can use only one ALTGX_RECONFIG instance per transceiver block, but you can use that same ALTGX_RECONFIG instance to control multiple transceiver blocks.

Quartus II MegaWizard Plug-In Manager Interfaces to Support Dynamic Reconfiguration

HardCopy IV GX devices provide two MegaWizard Plug-In Manager interfaces to support dynamic reconfiguration—ALTGX and ALTGX_RECONFIG.

The reconfig_clk Clock Requirements for the ALTGX Instance

You must connect the `reconfig_clk` port to the ALTGX instance in all the configurations using the dynamic reconfiguration feature.

Table 2–1 lists the source clock for the offset cancellation circuit in the ALTGX instance, based on its configuration.

Table 2–1. Source Clock for the Offset Cancellation Circuit in the ALTGX Instance

Source Clock for the Offset Cancellation Circuit *(1)*	ALTGX Configurations
`reconfig_clk`	**Receiver only** and **Transmitter only**
`reconfig_clk`	**Receiver and Transmitter**
`fixedclk`	PCI Express (PCIe) (PIPE)

Note to Table 2–1:

(1) The clock source used for offset cancellation must be a free running clock that is not derived from the PLL as this clock is required for offset cancellation at power up.

Select the `reconfig_clk` frequency based on the ALTGX configuration shown in "Dynamic Reconfiguration Controller Port List" on page 2–55. This clock must be a free-running clock sourced from an I/O clock pin. Do not use dedicated transceiver `refclk` pins or any clocks generated by transceivers.

☞ Altera recommends that you drive the `reconfig_clk` signal on a global clock resource. This clock must be a free-running clock sourced from an I/O clock pin. Do not use dedicated transceiver `refclk` pins or any clocks generated by transceivers.

Interfacing ALTGX and ALTGX_RECONFIG Instances

To dynamically reconfigure the transceiver channel, you must understand the concepts related to interfacing the transceivers with the dynamic reconfiguration controller. These concepts are:

- "Logical Channel Addressing" on page 2–4
- "Total Number of Channels Option in the ALTGX_RECONFIG Instance" on page 2–8
- "Connecting the ALTGX and ALTGX_RECONFIG Instances" on page 2–8

Logical Channel Addressing

The dynamic reconfiguration controller identifies a transceiver channel by using the logical channel address. The **What is the starting channel number?** option in the ALTGX MegaWizard Plug-In Manager allows you to set the logical channel address of all the channels within the ALTGX instance.

For channel reconfiguration with transmitter PLL select mode, the logical channel addressing concept extends to transmitter PLLs. For more information, refer to "Logical Channel Addressing When Using Additional PLLs" on page 2–36.

The following sections describe the concept of logical channel addressing for ALTGX instances configured with:

- Regular transceiver channels (PCS and PMA channels)
- PMA-only channels
- A combination of PMA-only channels and regular transceiver channels

Logical Channel Addressing of Regular Transceiver Channels

For a single ALTGX instance connected to the dynamic reconfiguration controller, set the starting channel number to **0**. The logical channel addresses of the first channel within the ALTGX instance is 0. The logical channel addresses of the remaining channels increment by one.

For multiple ALTGX instances connected to the dynamic reconfiguration controller, set the starting channel number of the first instance to **0**. For the starting channel number for the following ALTGX instances, you must set the next multiple of four. The logical channel address of channels within each ALTGX instance increment by one.

Figure 2–2 shows how to set the starting channel number for multiple ALTGX instances controlled by a single dynamic reconfiguration controller, where both ALTGX instances have regular transceiver channels.

Figure 2–2. Logical Channel Addressing of Regular Transceiver Channels


Set the What is the number of channels controlled by the reconfig controller? option to 12 *(1)*
reconfig_fromgxb[50:0] *(2)*
ALTGX_RECONFIG Instance 1
reconfig_fromgxb 1[33:0]
reconfig_fromgxb 2[16:0]
ALTGX instance 1
Five regular transceiver channels
Basic Functional Mode
Starting channel number = 0
Channel 0
(logical channel address = 0)
Channel 1
(logical channel address = 1)
Channel 2
(logical channel address = 2
Channel 3
(logical channel address = 3)
Channel 4
(logical channel address = 4)
reconfig_togxb[3:0]
ALTGX instance 2
Two regular transceiver channels
Basic Functional Mode
Starting channel number = 8
Channel 0
(logical channel address = 8)
Channel 1
(logical channel address = 9)

Notes to Figure 2–2:

(1) For more information, refer to "Total Number of Channels Option in the ALTGX_RECONFIG Instance" on page 2–8.

(2) `reconfig_fromgxb[50:0] = {reconfig_fromgxb 2[16:0], reconfig_fromgxb 1[33:0]}`.

Logical Channel Addressing of PMA-Only Channels

CMU channels are always PMA-only channels. The regular transceiver channels can be optionally configured as PMA-only channels.

Set the starting channel number for the PMA-only channels in the **What is the starting channel number?** option in the ALTGX MegaWizard Plug-In Manager.

For a single ALTGX instance connected to the dynamic reconfiguration controller, set the starting channel number to **0**. The logical channel address of the first channel in the ALTGX instance is 0. The logical channel addresses of the PMA-only channels within the same ALTGX instance increment in multiples of four (unlike the logical channel addressing of regular transceiver channels that are not configured in Basic [PMA Direct] functional mode, where the logical channel address increments in steps of one within the same ALTGX instance).

For multiple ALTGX instances connected to the dynamic reconfiguration controller, set the starting channel number of the first instance to **0**. You must set the next multiple of four as the starting channel number for the remaining ALTGX instances.

Figure 2–3 shows how to set the starting channel number for multiple ALTGX instances controlled by a single dynamic reconfiguration controller, where both ALTGX instances have PMA-only channels. For more information about the **What is the number of channels controlled by the reconfig controller?** option, refer to "Total Number of Channels Option in the ALTGX_RECONFIG Instance" on page 2–8.

☞ When PMA-only channel reconfiguration involves a transmitter PLL, you also must account for the logical channel address of the PLL used. If there are four channels in Basic [PMA Direct] ×N functional mode, each channel requires a logical channel address (**0**, **4**, **8**, **12**), and the transmitter PLL used requires an address (**16**).

Figure 2–3. Logical Channel Addressing of PMA-Only Channels


Set the What is the number of channels controlled by the reconfig controller? option to 48
reconfig_fromgxb[203:0] (1)
ALTGX_RECONFIG Instance 1
reconfig_fromgxb 1[135:0]
reconfig_fromgxb 2[67:0]
reconfig_togxb[3:0]
ALTGX Instance 1
Basic (PMA Direct) Configuration
Starting channel number = 0
Channel 0 (logical channel address = 0)
Channel 1 (logical channel address = 4)
Channel 2 (logical channel address = 8)
Channel 3 (logical channel address = 12)
Channel 4 (logical channel address = 16)
Channel 5 (logical channel address = 20)
Channel 6 (logical channel address = 24)
Channel 7 (logical channel address = 28)
ALTGX Instance 2
Basic (PMA Direct) Configuration
Starting channel number = 32
Channel 0 (logical channel address = 32)
Channel 1 (logical channel address = 36)
Channel 2 (logical channel address = 40)
Channel 3 (logical channel address = 44)

Note to Figure 2–3:

(1) `reconfig_fromgxb[203:0]` = {`reconfig_fromgxb 2[67:0]`, `reconfig_fromgxb 1[135:0]`}.

Logical Channel Addressing—Combination of Regular Transceiver Channels and PMA-Only Channels

For a combination of regular transceiver channels and PMA-only channels, there must be at least two different ALTGX instances connected to the same dynamic reconfiguration controller. This is because you cannot have a combination of regular transceiver channels and PMA-only channels within the same ALTGX instance.

Set the starting channel number in the ALTGX Instance 1 to **0**. If you have configured ALTGX Instance 1 with regular transceiver channels, the logical channel addresses of the remaining channels increment in steps of one.

Set the starting channel number of the following ALTGX Instance 2 as the next multiple of four. If you have configured ALTGX Instance 2 with PMA-only channels, the logical channel addresses of the remaining channels increment in steps of four.

Total Number of Channels Option in the ALTGX_RECONFIG Instance

You can connect every dynamic reconfiguration controller in a design to either a single ALTGX instance or to multiple ALTGX instances. Depending on the number of channels within each of these ALTGX instances, you must set the total number of channels controlled by the dynamic reconfiguration controller in the ALTGX_RECONFIG MegaWizard Plug-In Manager. Based on this information, the `reconfig_fromgxb` and `logical_channel_address` input ports vary in width.

Use the following steps to determine the number of channels:

1. Determine the highest logical channel address among all the transceiver instances connected to the same dynamic reconfiguration controller. For more information, refer to "Logical Channel Addressing" on page 2–4.
2. Round the logical channel address value to the next higher multiple of four.
3. Use this value to set the **What is the number of channels controlled by the reconfig controller?** option.

Connecting the ALTGX and ALTGX_RECONFIG Instances

There are two ways to connect the ALTGX_RECONFIG instance to the ALTGX instance in your design:

- Single dynamic reconfiguration controller—You can use a single ALTGX_RECONFIG instance to control all the ALTGX instances in your design. Figure 2–2 on page 2–6 shows a block diagram of a single dynamic reconfiguration controller in a design.

- Multiple dynamic reconfiguration controllers—Your design can have multiple ALTGX_RECONFIG instances but you can use only one ALTGX_RECONFIG instance per transceiver block, as shown in Figure 2–4.

Figure 2–4. Multiple Dynamic Reconfiguration Controllers in a Design



In the dynamic reconfiguration interface, you must connect the `reconfig_fromgxb` and `reconfig_togxb` signals between the ALTGX_RECONFIG instance and the ALTGX instance to successfully complete the dynamic reconfiguration process. Make the following connections:

- Connect the `reconfig_fromgxb` input port of the ALTGX_RECONFIG instance to the `reconfig_fromgxb` output ports of all the ALTGX instances controlled by the ALTGX_RECONFIG instance.
- Connect the `reconfig_fromgxb` port of the ALTGX instance whose starting channel number is 0, to the lowest significant bit of the `reconfig_fromgxb` input port of the ALTGX_RECONFIG instance.
- Connect the `reconfig_fromgxb` port of the ALTGX instance with the next highest starting channel number to the following bits of the `reconfig_fromgxb` of the ALTGX_RECONFIG instance, and so on.
- Connect the same `reconfig_togxb` ports of all the ALTGX instances controlled by the ALTGX_RECONFIG instance to the `reconfig_togxb` output port of the ALTGX_RECONFIG instance. The `reconfig_togxb` output port is fixed to 3 bits.

Connecting reconfig_fromgxb for the Regular Transceiver Channels and PMA-Only Channels

Figure 2–3 on page 2–7 shows how to connect the `reconfig_fromgxb` output port of the ALTGX instance to the `reconfig_fromgxb` input port of the ALTGX_RECONFIG instance for regular transceiver channels and PMA channels.

Dynamic Reconfiguration Modes Implementation

The modes available for dynamically reconfiguring the HardCopy IV transceivers are:

- "PMA Controls Reconfiguration Mode Details" on page 2–10

- "Transceiver Channel Reconfiguration Mode Details" on page 2–17
  - Channel and CMU PLL reconfiguration (**.mif** based)
  - Channel reconfiguration with transmitter PLL select (**.mif** based)
  - CMU PLL reconfiguration (**.mif** based)
  - Central control unit (CCU) reconfiguration (**.mif** based)
  - Data rate division in transmitter
- "Offset Cancellation Feature" on page 2–50
- "Adaptive Equalization (AEQ)" on page 2–52

The following sections describe each of these modes in detail.

PMA Controls Reconfiguration Mode Details

You can dynamically reconfigure the following PMA controls for both regular transceiver channels and PMA-only channels:

- Pre-emphasis settings
- Equalization settings
- DC gain settings
- V_{OD} settings

PMA controls reconfiguration is available for all supported transceiver configurations (ALTGX configurations).

The following section describes how to connect the transceiver channels (the ALTGX instance) to the dynamic reconfiguration controller (the ALTGX_RECONFIG instance) to dynamically reconfigure the PMA controls.

The PMA control ports for the ALTGX_RECONFIG MegaWizard Plug-In Manager are available in the **Analog controls** screen. You can select the PMA control ports you want to reconfigure. For example, to use `tx_vodctrl` to write new V_{OD} settings or to use `tx_vodctrl_out` to read the existing V_{OD} settings.

Dynamically Reconfiguring PMA Controls

You can dynamically reconfigure the PMA controls of a transceiver channel using three methods:

- Reconfiguring the PMA controls of a specific transceiver channel. For more information, refer to "Method 1—Using the logical_channel_address Port".
- Dynamically reconfiguring the PMA controls of the transceiver channels without using the `logical_channel_address` port (where all transceiver channels are reconfigured). If you use this method, the PMA controls of all the transceiver channels connected to the dynamic reconfiguration controller are reconfigured. For more information, refer to "Method 2—Using the Same Control Signals for All Channels" on page 2–13.

- Dynamically reconfiguring the PMA controls of the transceiver channels without using the logical_channel_address port (where only the PMA controls of the transceiver channels are reconfigured). If you use this method, each channel has its own PMA control port. Based on the value set at the ports, the PMA controls of the corresponding transceiver channels are reconfigured. For more information, refer to "Method 3—Using Individual Control Signals for Each Channel" on page 2–15.

For the above three methods, you can additionally use the rx_tx_duplex_sel[1:0] port transmitter and receiver parameters. For more information, refer to "Dynamic Reconfiguration Controller Port List" on page 2–55.

Method 1—Using the logical_channel_address Port

Using Method 1, you can dynamically reconfigure the PMA controls of a transceiver channel by using the logical_channel_address port without affecting the remaining active channels. Enable the logical_channel_address port by selecting the **Use 'logical_channel_address' port for Analog controls reconfiguration** option in the **Analog controls** screen of the ALTGX_RECONFIG MegaWizard Plug-In Manager.

☞ This method is applicable only for a design where the dynamic reconfiguration controller controls more than one channel.

When using Method 1, the selected PMA control write and read ports remain fixed in width, regardless of the number of channels controlled by the ALTGX_RECONFIG instance.

To observe the width of the PMA control ports, refer to the ALTGX_RECONFIG MegaWizard Plug-In Manager.

The value you set at the PMA control ports is only written into the specified transceiver channel.

☞ Ensure that the busy signal is low before you start a write or read transaction. The busy output status signal is asserted high when the dynamic reconfiguration controller is occupied writing or reading the PMA control values. When the write or read transaction has completed, the busy signal goes low.

Write Transaction

Figure 2–5 shows the write transaction waveform when using Method 1. In this example, the number of channels connected to the dynamic reconfiguration controller is four. Therefore, the `logical_channel_address` port is 2 bits wide. Also, to initiate the write transaction, you must assert the `write_all` signal for one `reconfig_clk` cycle.

Figure 2–5. Method 1—Write Transaction Waveform


reconfig_clk
write_all
rx_tx_duplex_sel [1:0]
2'b00
2'b10 (transmitter portion only)
logical_address_channel [1:0]
2'b00
2'b01 (second channel of the ALTGX instance)
busy
tx_vodctrl [2:0]
3'b00
3'b11

Read Transaction

In this example, you want to read the existing V_{OD} values from the transmit V_{OD} control registers of the transmitter portion of a specific channel controlled by the ALTGX_RECONFIG instance. For this example, the number of channels connected to the dynamic reconfiguration controller is four. Therefore, the `logical_channel_address` port is 2 bits wide. Also, to initiate the read transaction, assert the read signal for one `reconfig_clk` clock cycle. After the read transaction has completed, the `data_valid` signal is asserted. Figure 2–6 shows the read transaction waveform.

Figure 2–6. Method 1—Read Transaction Waveform


reconfig_clk
read
rx_tx_duplex_sel [1:0]
2'b00
2'b10 (transmitter portion only)
logical_address_channel [1:0]
2'b00
2'b01 (second channel of the ALTGX instance)
busy
data_valid
tx_vodctrl [2:0]
3'b000
3'bXXX
3'b001

☞ Simultaneous write and read transactions are not allowed.

Method 2—Using the Same Control Signals for All Channels

To use Method 2, enable the **Use the same control signal for all channels** option in the **Analog controls** screen of the ALTGX_RECONFIG MegaWizard Plug-In Manager.

Using Method 2, you can write the same PMA control value into all the transceiver channels connected to the dynamic reconfiguration controller.

The PMA control `write` ports remain fixed in width irrespective of the number of channels controlled by the ALTGX_RECONFIG instance. The PMA control `read` ports increase in width based on the number of channels controlled by the ALTGX_RECONFIG instance.

Write Transaction

Assume that you have enabled `tx_vodctrl` in the ALTGX_RECONFIG MegaWizard Plug-In Manager to reconfigure the V_{OD} of the transceiver channels. Figure 2–7 shows the write transaction to reconfigure the V_{OD}.

Figure 2–7. Method 2—Write Transaction Waveform



Read Transaction

If you want to read the existing values from a specific channel connected to the ALTGX_RECONFIG instance, observe the corresponding byte positions of the PMA control output port after the read transaction is complete.

For example, if the number of channels controlled by the ALTGX_RECONFIG instance is two, `tx_vodctrl_out` is 6 bits wide (`tx_vodctrl_out[2:0]` corresponds to channel 1 and `tx_vodctrl_out[5:3]` corresponds to channel 2). Figure 2–8 shows how to read the V_{OD} values of the second channel.

Figure 2–8 shows the read transaction waveform. The transmit V_{OD} settings written in channels 1 and 2 prior to the read transaction are 3'b001 and 3'b010, respectively.

Figure 2–8. Method 2—Read Transaction Waveform



Note to Figure 2–8:

(1) To read the current V_{OD} values in channel 2, observe the values in `tx_vodctrl_out[5:3]`.

Simultaneous write and read transactions are not allowed.

Method 3—Using Individual Control Signals for Each Channel

You can optionally used Method 3 to individually reconfigure the PMA controls of each transceiver channel.

When you disable the **Use the same control signal for all channels** option, the PMA control ports for the write transaction are also separate for each channel. For example, if you have two channels, `tx_vodctrl` is 6 bits wide (`tx_vodctrl[2:0]` corresponds to channel 1 and `tx_vodctrl[5:3]` corresponds to channel 2).

The width of the PMA control ports for a read transaction are always separate for each channel (the same as the PMA control ports, as explained in "Method 2—Using the Same Control Signals for All Channels" on page 2–13.)

Write Transaction

In this method, the PMA controls are written into all the channels connected to the dynamic reconfiguration controller. Therefore, to write to a specific channel:

1. Retain the stored values of the other active channels using a read transaction.
2. Set the new value at the bits corresponding to the specific channel.

3. Perform a write transaction.

For example, assume that the number of channels controlled by the ALTGX_RECONFIG instance is two, `tx_vodctrl` in this case is 6 bits wide (`tx_vodctrl[2:0]` corresponds to channel 1 and `tx_vodctrl[5:3]` corresponds to channel 2). Follow these steps:

1. If you want to dynamically reconfigure the PMA controls of only channel 2 with a new value, first perform a read transaction to retrieve the existing PMA control values from `tx_vodctrl_out[5:0]`. Take `tx_vodctrl_out[2:0]` and provide this value in `tx_vodctrl[2:0]` to the write in channel 1. By doing so, channel 1 is overwritten with the same value.
2. Perform a write transaction. This ensures that the new values are written only to channel 2, while channel 1 remains unchanged.

Figure 2–9 shows a write transaction waveform using Method 3.

Figure 2–9. Method 3—Write Transaction Waveform



Note to Figure 2–9:

(1) For this example, the number of channels controlled by the dynamic reconfiguration controller (ALTGX_RECONFIG instance) is two and the `tx_vodctrl` control port is enabled.

Simultaneous write and read transactions are not allowed.

Read Transaction

The read transaction in Method 3 is identical to that in Method 2. Refer to "Read Transaction" on page 2–14.

Transceiver Channel Reconfiguration Mode Details

Table 2–2 lists the supported configurations for the various transceiver channel reconfiguration modes available in the ALTGX_RECONFIG MegaWizard Plug-In Manager.

Table 2–2. Transceiver Channel Reconfiguration Modes and .mif Requirements

Dynamic Reconfiguration Mode	Supported Configurations		Functional Mode	.mif Requirements
	To	From		
Channel and CMU PLL reconfiguration	Regular transceiver channels with X1 to X1. X4 to X4. X8 to X8	Regular transceiver channels with X1 to X1. X4 to X4. X8 to X8	✓	✓
	Basic (PMA Direct) ×1 configuration	Basic (PMA Direct) ×1 configuration	✓	✓
	Basic (PMA Direct) ×N configuration	Basic (PMA Direct) ×N configuration	✓	✓
Channel reconfiguration with transmitter PLL select	Non-bonded configurations of regular transceiver channels	Non-bonded configurations of regular transceiver channels	—	✓
	Basic (PMA Direct) ×1 configuration	Basic (PMA Direct) ×1 configuration	—	✓
	Basic (PMA Direct) ×N configuration	Basic (PMA Direct) ×N configuration	—	✓
CMU PLL Reconfiguration	New data rate	Original data rate	—	✓
CCU reconfiguration	×4 bonded mode	×4 bonded mode	—	✓
	×8 bonded mode	×8 bonded mode	—	✓
Data rate division in transmitter	All **Transmitter only** configurations of regular transceiver channels	All **Transmitter only** configurations of regular transceiver channels *(1)*	—	—

Note to Table 2–2:

(1) Because the transmitter local divider is not available for bonded mode channels, data rate division is supported for non-bonded channels only.

Channel and CMU PLL Reconfiguration Mode Details

Use this dynamic reconfiguration mode to reconfigure a transceiver channel to a different functional mode and data rate. To reconfigure a channel successfully, select the appropriate options in the ALTGX MegaWizard Plug-In Manager (described in the following sections) and generate a **.mif**. Connect the ALTGX_RECONFIG instance to the ALTGX instance. The dynamic reconfiguration controller reconfigures the transceiver channel by writing the **.mif** contents into the channel.

☞ The channel and CMU PLL reconfiguration mode only affects the channel involved in the reconfiguration (the transceiver channel specified by the `logical_channel_address` port), without affecting the remaining transceiver channels controlled by the dynamic reconfiguration controller.

☞ You cannot reconfigure the ATX PLLs in HardCopy IV transceivers.

☞ You cannot dynamically reconfigure from Deterministic Latency mode to any other functional mode and vice-versa. Within Deterministic Latency mode, the following reconfigurations are not allowed:

- Phase Compensation FIFO register mode and a non-register mode
- PFD feedback mode and a non-PFD feedback mode

For instance, you can dynamically reconfigure the data rate for CPRI mode. However, you cannot dynamically reconfigure from CPRI mode to a non-CPRI mode.

Channel Reconfiguration Classifications

Table 2–3 lists the classification for channel and CMU PLL reconfiguration mode.

Table 2–3. Channel Reconfiguration Classifications

Data Rate Reconfiguration	Functional Mode Reconfiguration
■ By reconfiguring the CMU PLL connected to the transceiver channel. ■ By selecting the alternate CMU PLL in the transceiver block to supply clocks to the transceiver channel. ■ Every transmitter channel has one local clock divider. You can reconfigure the data rate of a transceiver channel by reconfiguring these local clock dividers to 1, 2, or 4. When you reconfigure these local clock dividers, ensure that the functional mode of the transceiver channel supports the reconfigured data rate.	■ Use this feature to reconfigure the existing functional mode of the transceiver channel to a totally different functional mode. ■ There is no limit to the functional modes you can reconfigure the transceiver channel to if the various clocks involved support the transition.

☞ For the following sections, assume that the transceiver channel has the **Receiver and Transmitter** configuration in the ALTGX MegaWizard Plug-In Manager, unless specified as **Transmitter only** or **Receiver only**.

Blocks Reconfigured in Channel and CMU PLL Reconfiguration Mode

The blocks that are reconfigured by this dynamic reconfiguration mode are the PCS and PMA blocks of a transceiver channel, the local divider settings of the transmitter and receiver channel, and the CMU PLL.

Figure 2–10 shows the functional blocks that you can dynamically reconfigure using the channel and CMU PLL reconfiguration mode.

Figure 2–10. Channel and CMU PLL Reconfiguration in a Transceiver Block



☞ Channel reconfiguration from either a **Transmitter only** configuration to a **Receiver only** configuration or vice versa is not allowed.

ALTGX MegaWizard Plug-In Manager Setup for Channel and CMU PLL Reconfiguration Mode

To reconfigure the transceiver channel and CMU PLL, set up the ALTGX MegaWizard Plug-In Manager using the following steps:

1. Select the **Channel and Transmitter PLL reconfiguration** option in the **Modes** screen under the **Reconfiguration Settings** tab.
2. If you want to reconfigure the data rate of the transceiver channel by reconfiguring the CMU PLL, provide the new CMU PLL data rate in the **General** screen.
3. If you want to reconfigure the data rate of the transceiver channel by switching to the alternate CMU PLL within the same transceiver block, select the **Use alternate CMU transmitter PLL** option in the **Modes** screen. For more information, refer to the "Using the Alternate CMU Transmitter PLL" on page 2–20.
4. Provide the number of input reference clocks available for the CMU PLL in the **How many input clocks?** option of the corresponding PLL screen. The maximum number of input reference clocks allowed is 10. For more information, refer to "Guidelines for Specifying the Input Reference Clocks" on page 2–50.
5. Provide the starting channel number in the **Modes** screen. For more information, refer to "Logical Channel Addressing" on page 2–4.
6. Provide the logical reference index of the CMU PLL in the **What is the PLL logical reference index?** option in the corresponding PLL screen. For more information, refer to "Selecting the Logical Reference Index of the CMU PLL" on page 2–21.
7. Provide the identification of the input reference clock used by the CMU PLL in the corresponding PLL screens.
8. Set up the **Clocking/Interface** options.

9. Set up the **Channel Interface** options. For more information, refer to "HCell Fabric-Transceiver Channel Interface Selection" on page 2–22.

Using the Alternate CMU Transmitter PLL

To reconfigure the CMU PLL during run time, you need the flexibility to select one of the two CMU PLLs of a transceiver block.

Consider that the transceiver channel is listening to the CMU0 PLL and that you want to reconfigure the CMU0 PLL, as shown in Figure 2–11.

Figure 2–11. Reconfiguring the CMU0 PLL



You can select the CMU0 PLL by specifying its identity in the ALTGX MegaWizard Plug-In Manager. This identification is referred to as the `logical tx pll` value. This value provides a logical identification to the CMU0 PLL and associates it with a transceiver channel without requiring the knowledge of its physical location.

In the ALTGX MegaWizard Plug-In Manager, the transmitter PLL configuration set in the **General** screen is called the main PLL. When you provide the alternate PLL with a `logical tx pll` value (for example, 0), the main PLL automatically takes the complement value 1. The `logical tx pll` value for the main PLL is stored along with the other transceiver channel information in the generated **.mif**.

☞ The main PLL corresponds to the CMU PLL configuration set in the **General** screen of the ALTGX MegaWizard Plug-In Manager. The alternate PLL corresponds to the CMU PLL configuration set in the **Alt PLL** screen.

Selecting the Logical Reference Index of the CMU PLL

In Figure 2–12, transceiver channel 1 listens to the CMU0 PLL of the transceiver block. Similarly, transceiver channel 2 listens to the CMU1 PLL of the transceiver block.

Figure 2–12. Logical Reference Index of CMU PLLs in a Transceiver Block ***(Note 1)***



Note to Figure 2–12:

(1) After the device powers up, the `busy` signal remains low for the first `reconfig_clk` cycle.

To direct the ALTGX_RECONFIG instance to dynamically reconfigure the CMU0 PLL, specify its logical reference index (the identity of a transmitter PLL). Similarly, to direct the ALTGX_RECONFIG instance to dynamically reconfigure the CMU1 PLL instead, provide the logical reference index of the CMU1 PLL. The allowed values for the logical reference index of the CMU PLLs within a transceiver block are 0 or 1. Similarly, the transmitter PLLs outside the transceiver block can also be assigned a logical reference index value. For more information, refer to "Selecting the PLL Logical Reference Index for Additional PLLs" on page 2–36.

☞ The logical reference index of the CMU0 PLL within a transceiver block is always the complement of the logical reference index of the CMU1 PLL within the same transceiver block.

☞ This logical reference index value is stored as `logical tx pll`, along with the other transceiver channel settings in the **.mif**.

HCell Fabric-Transceiver Channel Interface Selection

This section describes the ALTGX MegaWizard Plug-In Manager settings related to the HCell fabric-transceiver channel interface data width when you select and activate channel and CMU PLL reconfiguration mode. You must set up the HCell fabric-transceiver channel interface data width when functional mode reconfiguration involves changes in the HCell fabric-transceiver channel data width or enables and disables the static PCS blocks of the transceiver channel.

You can set up the HCell fabric-transceiver channel interface data width by enabling the **Channel Interface** option in the **Modes** screen.

Enable the **Channel Interface** option if the reconfiguration channel has:

- changed the HCell fabric-transceiver channel interface data width

  OR

- changed the input control signals and output status signals

There are two signals available when you enable the **Channel Interface** option:

- `tx_datainfull`—The width of this input signal depends on the number of channels you set up in the **General** screen. It is 44 bits wide per channel. This signal is available only for **Transmitter only** and **Receiver and Transmitter** configurations. This port replaces the existing `tx_datain` port.
- `rx_dataoutfull`—The width of this output signal depends on the number of channels you set up in the **General** screen. It is 64 bits wide per channel. This signal is available only for **Receiver only** and **Receiver and Transmitter** configurations. This port replaces the existing `rx_dataout` port.

In addition to these two ports, you can select the necessary control and status signals for the reconfigured channel in the **Clocking/Interface** screen.

For more information about control and status signals, refer to the “Transceiver Port Lists” section in the *HardCopy IV GX Transceiver Architecture* chapter.

These control and status signals are not applicable in the Basic (PMA Direct) functional mode. Table 2–4 lists the signals not available when you enable the **Channel Interface** option.

Table 2–4. Control and Status Signals Not Applicable in Basic (PMA Direct) Mode with the Channel Interface Option Enabled

HCell Fabric-Receiver Interface	HCell Fabric-Transmitter Interface
`rx_dataout`	`tx_datain`
`rx_syncstatus`	`tx_ctrlenable`
`rx_patterndetect`	`tx_forcedisp`
`rx_a1a2sizeout`	`tx_dispval`
`rx_ctrldetect`	—
`rx_errdetect`	—
`rx_disperr`	—

The Quartus II software has legal checks for the connectivity of tx_datainfull and rx_dataoutfull and the various control and status signals you enable in the **Clocking/Interface** screen.

For example, the Quartus II software allows you to select and connect the pipestatus and powerdn signals. It assumes that you are planning to switch to and from the PCIe (PIPE) functional mode. Table 2–5 describes the tx_datainfull[43:0] HCell fabric-transceiver channel interface signals.

Table 2–5. tx_datainfull[43:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 1 of 3) *(Note 1)*

HCell Fabric-Transceiver Channel Interface Description	Transmit Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)
8-bit HCell fabric-transceiver channel interface	tx_datainfull[7:0]: 8-bit data (tx_datain)
	The following signals are used only in 8B/10B modes:
	tx_datainfull[8]: Control bit (tx_ctrlenable)
	tx_datainfull[9] Transmitter force disparity Compliance (PCIe [PIPE]) (tx_forcedisp) in all modes except PCIe (PIPE). For PCIe (PIPE) mode, (tx_forcedispcompliance) is used.
	For Non-PIPE: tx_datainfull[10]: Forced disparity value (tx_dispval) For PCIe: tx_datainfull[10]: Forced electrical idle (tx_forceelecidle)
10-bit HCell fabric-transceiver channel interface	tx_datainfull[9:0]: 10-bit data (tx_datain)
16-bit HCell fabric-transceiver channel interface with PCS-PMA set to 16/20 bits	Two 8-bit Data (tx_datain) tx_datainfull[7:0] - tx_datain (LSByte) and tx_datainfull[18:11] - tx_datain (MSByte)
	The following signals are used only in 8B/10B modes:
	tx_datainfull[8] - tx_ctrlenable (LSB) and tx_datainfull[19] - tx_ctrlenable (MSB)
	Force Disparity Enable tx_datainfull[9] - tx_forcedisp (LSB) and tx_datainfull[20] - tx_forcedisp (MSB)
	Force Disparity Value tx_datainfull[10] - tx_dispval (LSB) and tx_datainfull[21] - tx_dispval (MSB)

Table 2–5. tx_datainfull[43:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 2 of 3) ***(Note 1)***

HCell Fabric-Transceiver Channel Interface Description	**Transmit Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)**
16-bit HCell fabric-transceiver channel interface with PCS-PMA set to 8/10 bits	Two 8-bit Data (`tx_datain`) `tx_datainfull[7:0]` - `tx_datain` (LSByte) and `tx_datainfull[29:22]` - `tx_datain` (MSByte)
	The following signals are used only in 8B/10B modes:
	Two Control Bits (`tx_ctrlenable`) `tx_datainfull`[8] - `tx_ctrlenable` (LSB) and `tx_datainfull`[30] - `tx_ctrlenable` (MSB)
	Force Disparity Enable For non-PIPE: `tx_datainfull[9]` - `tx_forcedisp` (LSB) and `tx_datainfull[31]` - `tx_forcedisp` (MSB) For PCIe (PIPE): `tx_datainfull[9] - tx_forcedispcompliance` and `tx_datainfull[31] - 0`
	Force Disparity Value `tx_datainfull[10]: tx_dispval` (LSB) and `tx_datainfull[32] -tx_dispval` (MSB) For PCIe: `tx_datainfull[10] - tx_forceelecidle` and `tx_datainfull[32] - tx_forceelecidle`
20-bit HCell fabric-transceiver channel interface with PCS-PMA set to 20 bits	Two 10-bit Data (`tx_datain`) `tx_datainfull[9:0]` - `tx_datain` (LSByte) and `tx_datainfull[20:11]` - `tx_datain` (MSByte)
20-bit HCell fabric-transceiver channel interface with PCS-PMA set to 10 bits	Two 10-bit Data (`tx_datain`) `tx_datainfull[9:0]` - `tx_datain` (LSByte) and `tx_datainfull[31:22]` - `tx_datain` (MSByte)

Table 2–5. tx_datainfull[43:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 3 of 3) *(Note 1)*

HCell Fabric-Transceiver Channel Interface Description	Transmit Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)

32-bit HCell fabric-transceiver channel interface with PCS-PMA set to 16/20 bits	Four 8-bit Data (`tx_datain`)
	`tx_datainfull[7:0]`- `tx_datain` (LSByte) and
	`tx_datainfull[18:11]`
	`tx_datainfull[29:22]`
	`tx_datainfull[40:33]` - `tx_datain` (MSByte)

	The following signals are used only in 8B/10B modes:

	Four Control Bits (`tx_ctrlenable`)
	`tx_datainfull[8]` - `tx_ctrlenable` (LSB) and
	`tx_datainfull[19]`
	`tx_datainfull[30]`
	`tx_datainfull[41]`- `tx_ctrlenable` (MSB)

	Force Disparity Enable (`tx_forcedisp`)
	`tx_datainfull`[9]- `tx_forcedisp` (LSB) and
	`tx_datainfull[20]`
	`tx_datainfull[31]`
	`tx_datainfull[42]`- `tx_forcedisp` (MSB)

	Force Disparity Value (`tx_dispval`)
	`tx_datainfull[10]`- `tx_dispval` (LSB) and
	`tx_datainfull[21]`
	`tx_datainfull[32]`
	`tx_datainfull[43]`- `tx_dispval` (MSB)

40-bit HCell fabric-transceiver channel interface with PCS-PMA set to 20 bits	Four 10-bit Data (`tx_datain`)
	`tx_datainfull[9:0]` - `tx_datain` (LSByte) and
	`tx_datainfull[20:11]`
	`tx_datainfull[31:22]`
	`tx_datainfull[42:33]`- `tx_datain` (MSByte)

Note to Table 2–5:

(1) For all transceiver-related ports, refer to the “Transceiver Port Lists” section in the *HardCopy IV GX Transceiver Architecture* chapter.

Table 2–6 describes the tx_dataoutfull[63:0] HCell fabric-transceiver channel interface signals.

Table 2–6. rx_dataoutfull[63:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 1 of 6)

HCell Fabric-Transceiver Channel Interface Description	Receive Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)
8-bit HCell fabric-transceiver channel interface	**The following signals are used in 8-bit 8B/10B modes:**
	rx_dataoutfull[7:0]: 8-bit decoded data (rx_dataout)
	rx_dataoutfull[8]: Control bit (rx_ctrldetect)
	rx_dataoutfull[9]: Code violation status signal (rx_errdetect)
	rx_dataoutfull[10]: rx_syncstatus
	rx_dataoutfull[11]: Disparity error status signal (rx_disperr)
	rx_dataoutfull[12]: Pattern detect status signal (rx_patterndetect)
	rx_dataoutfull[13]: Rate match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCIe (PIPE)/PCIe modes.
	rx_dataoutfull[14]: Rate match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCIe (PIPE)/PCIe modes.
	rx_dataoutfull[14:13]: PCIe (PIPE)/PCIe mode (rx_pipestatus)
	rx_dataoutfull[15]: 8B/10B running disparity indicator (rx_runningdisp)
	The following signals are used in 8-bit SONET/SDH mode:
	rx_dataoutfull[7:0]: 8-bit un-encoded data (rx_dataout)
	rx_dataoutfull[8]: rx_a1a2sizeout
	rx_dataoutfull[10]: rx_syncstatus
	rx_dataoutfull[11]: Reserved
	rx_dataoutfull[12]: rx_patterndetect
10-bit HCell fabric-transceiver channel interface	rx_dataoutfull[9:0]: 10-bit un-encoded data (rx_dataout)
	rx_dataoutfull[10]: rx_syncstatus
	rx_dataoutfull[11]: 8B/10B disparity error indicator (rx_disperr)
	rx_dataoutfull[12]: rx_patterndetect
	rx_dataoutfull[13]: Rate match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[14]: Rate match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[15]: 8B/10B running disparity indicator (rx_runningdisp)

Table 2–6. rx_dataoutfull[63:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 2 of 6)

HCell Fabric-Transceiver Channel Interface Description	Receive Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)
16-bit HCell fabric-transceiver channel interface with PCS-PMA set to 16/20 bits	Two 8-bit unencoded Data (rx_dataout) rx_dataoutfull[7:0] - rx_dataout (LSByte) and rx_dataoutfull[23:16]- rx_dataout (MSByte)
	The following signals are used in 16-bit 8B/10B modes:
	Two Control Bits rx_dataoutfull[8] - rx_ctrldetect (LSB) and rx_dataoutfull[24]- rx_ctrldetect (MSB)
	Two Receiver Error Detect Bits rx_dataoutfull[9] - rx_errdetect (LSB) and rx_dataoutfull[25]- rx_errdetect (MSB)
	Two Receiver Sync Status Bits rx_dataoutfull [10] - rx_syncstatus (LSB) and rx_dataoutfull[26] - rx_syncstatus (MSB)
	Two Receiver Disparity Error Bits rx_dataoutfull [11] - rx_disperr (LSB) and rx_dataoutfull[27] - rx_disperr (MSB)
	Two Receiver Pattern Detect Bits rx_dataoutfull[12] - rx_patterndetect (LSB) and rx_dataoutfull[28]- rx_patterndetect (MSB)
	rx_dataoutfull[13] and rx_dataoutfull[45]: Rate match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[14] and rx_dataoutfull[46]: Rate match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCIe (PIPE)/PCIe modes
	Two 2-bit PCIe (PIPE) Status Bits rx_dataoutfull[14:13] - rx_pipestatus (LSB) and rx_dataoutfull[30:29] - rx_pipestatus (MSB)
	rx_dataoutfull[15] and rx_dataoutfull[47]: 8B/10B running disparity indicator (rx_runningdisp)

Table 2–6. rx_dataoutfull[63:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 3 of 6)

HCell Fabric-Transceiver Channel Interface Description	Receive Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)
16-bit HCell fabric-transceiver channel interface with PCS-PMA set to 8/10 bits	Two 8-bit Data rx_dataoutfull[7:0] - rx_dataout (LSByte) and rx_dataoutfull[39:32] - rx_dataout (MSByte)
	The following signals are used in 16-bit 8B/10B mode:
	Two Control Bits rx_dataoutfull[8] - rx_ctrldetect (LSB) and rx_dataoutfull[40] - rx_ctrldetect (MSB)
	Two Receiver Error Detect Bits rx_dataoutfull[9] - rx_errdetect (LSB) and rx_dataoutfull[41]- rx_errdetect (MSB)
	Two Receiver Sync Status Bits rx_dataoutfull[10] - rx_syncstatus (LSB) and rx_dataoutfull[42]- rx_syncstatus (MSB)
	Two Receiver Disparity Error Bits rx_dataoutfull[11] - rx_disperr (LSB) and rx_dataoutfull[43] - rx_disperr (MSB)
	Two Receiver Pattern Detect Bits rx_dataoutfull[12] - rx_patterndetect (LSB) and rx_dataoutfull[44] - rx_patterndetect (MSB)
	rx_dataoutfull[13] and rx_dataoutfull[45]: Rate match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[14] and rx_dataoutfull[46]: Rate match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCIe (PIPE)/PCIe modes
	Two 2-bit PCIe (PIPE) Status Bits rx_dataoutfull[14:13] - rx_pipestatus (LSB) and rx_dataoutfull[46:45]- rx_pipestatus (MSB)
	rx_dataoutfull[15] and rx_dataoutfull[47]: 8B/10B running disparity indicator (rx_runningdisp)
16-bit HCell fabric-transceiver channel interface with PCS-PMA set to 8/10 bits (continued)	**The following signals are used in 16-bit SONET/SDH mode:**
	Two 8-bit Data rx_dataoutfull[7:0] - rx_dataout (LSByte) and rx_dataoutfull[39:32] - rx_dataout (MSByte)
	Two Receiver Alignment Pattern Length Bits rx_dataoutfull[8] - rx_a1a2sizeout (LSB) and rx_dataoutfull[40]- rx_a1a2sizeout (MSB)
	Two Receiver Sync Status Bits rx_dataoutfull[10] - rx_syncstatus (LSB) and rx_dataoutfull[42] - rx_syncstatus (MSB)
	Two Receiver Pattern Detect Bits rx_dataoutfull[12] - rx_patterndetect (LSB) and rx_dataoutfull[44] - rx_patterndetect (MSB)

Table 2–6. rx_dataoutfull[63:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 4 of 6)

HCell Fabric-Transceiver Channel Interface Description	Receive Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)
20-bit HCell fabric-transceiver channel interface with PCS-PMA set to 20 bits	Two 10-bit Data (rx_dataout) rx_dataoutfull[9:0] - rx_dataout (LSByte) and rx_dataoutfull[25:16] - rx_dataout (MSByte)
	wo Receiver Sync Status Bits rx_dataoutfull[10] - rx_syncstatus (LSB) and rx_dataoutfull[26] - rx_syncstatus (MSB)
	rx_dataoutfull[11] and rx_dataoutfull[27]: 8B/10B disparity error indicator (rx_disperr)
	Two Receiver Pattern Detect Bits rx_dataoutfull[12] - rx_patterndetect (LSB) and rx_dataoutfull[28] - rx_patterndetect (MSB)
	rx_dataoutfull[13] and rx_dataoutfull[29]: Rate match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[14] and rx_dataoutfull[30]: Rate match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[15] and rx_dataoutfull[31]: 8B/10B running disparity indicator (rx_runningdisp)
20-bit HCell fabric-transceiver channel interface with PCS-PMA set to 10 bits	Two 10-bit Data rx_dataoutfull[9:0] - rx_dataout (LSByte) and rx_dataoutfull[41:32] - rx_dataout (MSByte)
	Two Receiver Sync Status Bits rx_dataoutfull[10] - rx_syncstatus (LSB) and rx_dataoutfull[42] - rx_syncstatus (MSB)
	rx_dataoutfull[11] and rx_dataoutfull[43]: 8B/10B disparity error indicator (rx_disperr)
	Two Receiver Pattern Detect Bits rx_dataoutfull[12] - rx_patterndetect (LSB) and rx_dataoutfull[44] - rx_patterndetect (MSB)
	rx_dataoutfull[13] and rx_dataoutfull[45]: Rate match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[14] and rx_dataoutfull[46]: Rate match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[15] and rx_dataoutfull[47]: 8B/10B running disparity indicator (rx_runningdisp)

Table 2–6. rx_dataoutfull[63:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 5 of 6)

HCell Fabric-Transceiver Channel Interface Description	Receive Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)
32-bit mode	Four 8-bit un-encoded Data (rx_dataout) rx_dataoutfull[7:0]- rx_dataout (LSByte) rx_dataoutfull[23:16] rx_dataoutfull[39:32] rx_dataoutfull[55:48] - rx_dataout (MSByte)
	The following signals are used in 32-bit 8B/10B mode:
	Four Control Data Bits (rx_dataout) rx_dataoutfull[8] - rx_ctrldetect (LSB) rx_dataoutfull[24] rx_dataoutfull[40] rx_dataoutfull[56] - rx_ctrldetect (MSB)
	Four Receiver Error Detect Bits rx_dataoutfull[9]- rx_errdetect (LSB) rx_dataoutfull[25] rx_dataoutfull[41] rx_dataoutfull[57] - rx_errdetect (MSB)
	Four Receiver Pattern Detect Bits rx_dataoutfull[10]- rx_syncstatus (LSB) and rx_dataoutfull[26] rx_dataoutfull[42] rx_dataoutfull[58] - rx_syncstatus (MSB)
	Four Receiver Disparity Error Bits rx_dataoutfull[11]- rx_disperr (LSB) rx_dataoutfull[27] rx_dataoutfull[43] rx_dataoutfull[59] - rx_disperr (MSB)
	Four Receiver Pattern Detect Bits rx_dataoutfull[12]- rx_patterndetect (LSB) rx_dataoutfull[28] rx_dataoutfull[44] rx_dataoutfull[60] - rx_patterndetect (MSB)
	rx_dataoutfull[13], rx_dataoutfull[29], rx_dataoutfull[45] and rx_dataoutfull[61]: Rate match FIFO deletion status indicator (rx_rmfifodatadeleted) in non-PCIe (PIPE)/PCIe modes
	rx_dataoutfull[14], rx_dataoutfull[30], rx_dataoutfull[46], and rx_dataoutfull[62]: Rate match FIFO insertion status indicator (rx_rmfifodatainserted) in non-PCIe (PIPE)/PCIe modes

Table 2–6. rx_dataoutfull[63:0] HCell Fabric-Transceiver Channel Interface Signal Descriptions (Part 6 of 6)

HCell Fabric-Transceiver Channel Interface Description	Receive Signal Description (Based on HardCopy IV GX Supported HCell Fabric-Transceiver Channel Interface Widths)
32-bit mode (continued)	rx_dataoutfull[15], rx_dataoutfull[31], rx_dataoutfull[47], and rx_dataoutfull[63]: 8B/10B running disparity indicator (rx_runningdisp)
	The following signals are used in 32-bit SONET/SDH scrambled backplane mode:
	Four Control Data Bits (rx_dataout) rx_dataoutfull[7:0]- rx_dataout (LSByte) rx_dataoutfull[23:16] rx_dataoutfull[39:32] rx_dataoutfull[55:48] - rx_dataout (MSByte)
	rx_dataoutfull[8], rx_dataoutfull[24], rx_dataoutfull[40], and rx_dataoutfull[56]: four rx_a1a2sizeout
	Four Receiver Sync Status Bits rx_dataoutfull[10]- rx_syncstatus (LSB) rx_dataoutfull[26] rx_dataoutfull[42] rx_dataoutfull[58] - rx_syncstatus (MSB)
	Four Receiver Pattern Detect Bits rx_dataoutfull[12]- rx_patterndetect (LSB) rx_dataoutfull[28] rx_dataoutfull[44] rx_dataoutfull[60] - rx_patterndetect (MSB)
40-bit mode	Four 10-bit Control Data Bits (rx_dataout) rx_dataoutfull[9:0]- rx_dataout (LSByte) rx_dataoutfull[25:16] rx_dataoutfull[41:32] rx_dataoutfull[57:48] - rx_dataout (MSByte)
	Four Receiver Sync Status Bits rx_dataoutfull[10]- rx_syncstatus (LSB) rx_dataoutfull[26] rx_dataoutfull[42] rx_dataoutfull[58] - rx_syncstatus (MSB)
	Four Receiver Pattern Detect Bits rx_dataoutfull[12]- rx_patterndetect (LSB) rx_dataoutfull[28] rx_dataoutfull[44] rx_dataoutfull[60] - rx_patterndetect (MSB)

ALTGX_RECONFIG MegaWizard Plug-In Manager Setup for Channel and CMU PLL Reconfiguration Mode

To setup channel and CMU PLL reconfiguration mode in the ALTGX_RECONFIG MegaWizard Plug-In Manager, use the following steps:

1. In the **Reconfiguration settings** screen, set the **What is the number of channels controlled by the reconfig controller?** option. For more information, refer to "Total Number of Channels Option in the ALTGX_RECONFIG Instance" on page 2–8.
2. In the **Reconfiguration settings** screen, select the **Channel and TX PLL select/reconfig** option.

The following control signals are always available when you enable the **Channel and TX PLL select/reconfig** option:

- channel_reconfig_done
- reconfig_address_out[5:0]

The following ports are optional and available for selection in the **Channel and TX PLL Reconfiguration** screen:

- reset_reconfig_address
- reconfig_address_en
- logical_tx_pll_sel and logical_tx_pll_sel_en—For more information about these two ports, refer to "Guidelines for the logical_tx_pll_sel and logical_tx_pll_sel_en Ports" on page 2–49.
- rx_tx_duplex_sel[1:0]

Channel and CMU PLL Reconfiguration Operation

In channel reconfiguration, only a write transaction can occur; no read transactions are allowed. In the example shown in Figure 2–13, the ALTGX_RECONFIG controls two channels. Therefore, the logical_channel_address signal is 2 bits wide. Also, the transceiver channel is configured in Basic mode with the **Receiver and Transmitter** configuration.

You can optionally choose to trigger write_all once by selecting the continuous write operation in the ALTGX_RECONFIG MegaWizard Plug-In Manager. The Quartus II software then continuously writes all the words required for reconfiguration.

Figure 2–13 shows a **.mif** write transaction when using channel and CMU PLL reconfiguration mode.

Figure 2–13. .mif Write Transaction in Channel and CMU PLL Reconfiguration Mode



Notes to Figure 2–13:

(1) The `logical_channel_address` port is set to **2'b01** to reconfigure the second transceiver channel.

(2) The `rx_tx_duplex_sel[1:0]` port is set to **2'b00** to match the **Receiver and Transmitter** configuration of the specified transceiver channel.

For guidelines regarding re-using **.mifs**, specifying input reference clocks, or using `logical_tx_pll_sel` ports, refer to "Special Guidelines" on page 2–47.

For more information about reset, refer to the "Reset Control and Power Down" section in the *HardCopy IV GX Transceiver Architecture* chapter.

Channel Reconfiguration with Transmitter PLL Select Mode Details

You can reconfigure the data rate of a transceiver channel by switching between a maximum of four transmitter PLLs.

You can select between the following transmitter PLLs

- CMU PLLs present in a transceiver block
- CMU PLLs present in other transceiver blocks
- ATX PLLs outside the transceiver block

You can use the channel reconfiguration with transmitter PLL select mode along with the CMU PLL reconfiguration mode, only if it is a CMU PLL and not an ATX PLL. You can first reconfigure the second CMU PLL to the desired data rate using CMU PLL reconfiguration mode. Then use channel reconfiguration with transmitter PLL select mode to reconfigure the transceiver channel to listen to the second CMU PLL.

For more information about supported configurations, refer to "Transceiver Channel Reconfiguration Mode Details" on page 2–17 and "Memory Initialization File (.mif)" on page 2–43.

Channel reconfiguration with transmitter PLL select mode is not applicable to regular transceiver channels in bonded mode configurations (×4 and ×8).

For guidelines regarding re-using **.mifs**, specifying input reference clocks, or using `logical_tx_pll_sel` ports, refer to "Special Guidelines" on page 2–47.

For more information about reset, refer to the "Reset Control and Power Down" section in the *HardCopy IV GX Transceiver Architecture* chapter.

Blocks Reconfigured in the Channel Reconfiguration with Transmitter PLL Select Mode

The blocks reconfigured in this mode have two types of multiplexers. When you switch between the CMU PLLs within the same transceiver block, the multiplexer that is reconfigured is within the transceiver block. It is located in the transmitter channel path.

Figure 2–14 shows the multiplexers that you can dynamically reconfigure using channel reconfiguration with the transmitter PLL select mode.

Figure 2–14. Channel Reconfiguration with Transmitter PLL Select in a Transceiver Block



Note to Figure 2–14:

(1) Depending on the mode you select, PCS may or may not be present.

Figure 2–15 shows the multiplexers that are reconfigured when you switch to an additional PLL that is outside the transceiver block.

Figure 2–15. Multiplexers that are Reconfigured When you Switch to an Additional PLL



ALTGX MegaWizard Plug-In Manager Setup for Channel Reconfiguration with Transmitter PLL Select Mode

Follow steps 1, 2, 4, 7, 8, and 9 described in "ALTGX MegaWizard Plug-In Manager Setup for Channel and CMU PLL Reconfiguration Mode" on page 2–19. In addition to these steps, you must also set up the following:

Multi-PLL Settings

The **Use additional CMU/ATX Transmitter PLLs from outside the transceiver block** option allows you select a maximum of four transmitter PLLs.

Specify the number of additional PLLs required for the ALTGX instance in the **Modes** screen. Based on this number, the Quartus II software opens up the corresponding PLL screens (for example, **PLL 1** and **PLL 2**).

The PLL set up in the **General** screen is always the Main PLL and the settings are available in the **Main PLL** screen. Similarly, the PLL settings for the additional PLLs are available in the corresponding **PLL1** screen, **PLL 2** screen, and so on.

Additional PLLs also include the CMU PLLs within the same transceiver block.

For example, you can select the ATX PLL as the main PLL, and three additional PLLs as follows:

- PLL 1—the CMU0 PLL of the same transceiver block
- PLL 2—the CMU1 PLL of the same transceiver block
- PLL 3—the CMU0 PLL/CMU1 PLL of another transceiver block.

The Quartus II software differentiates between the CMU PLLs of the same transceiver block and the transmitter PLLs outside the transceiver block based on the **Use central clock divider to drive the transmitter channels using ×4/×N lines** option.

If this option is enabled, the transmitter PLL is outside the transceiver block. Similarly, if this option is disabled, the transmitter PLL is one of the CMU PLLs within the same transceiver block.

Logical Channel Addressing When Using Additional PLLs

The logical channel addressing of the transceiver channel is the same as described in "Logical Channel Addressing" on page 2–4 so long as you are ONLY using the CMU PLLs within the same transceiver block.

In the case of additional PLLs (when transmitter PLLs are outside the transceiver block), the additional PLLs also have their own logical channel address. This affects the starting channel number of the following ALTGX instances connected to the dynamic reconfiguration controller, if any. Therefore, you must take into account the logical channel address of transmitter PLLs outside the transceiver block when setting the **Total number of channels controlled by the reconfig controller** option in the ALTGX_RECONFIG instance.

When you select the **Use central clock divider to drive the transmitter channels using ×4/×N lines** option for an additional PLL, you can see its logical channel address value at the bottom of the corresponding PLL screen.

Selecting the PLL Logical Reference Index for Additional PLLs

The PLL logical reference index of additional PLLs outside the transceiver block can only be 2 or 3. When you enable the **Use central clock divider to drive the transmitter channels using ×4/×N lines** option for an additional PLL, you can only select between 2 or 3 as the PLL logical reference index. When you disable the **Use central clock divider to drive the transmitter channels using ×4/×N lines** option for an additional PLL, the additional PLL is one of the CMU PLLs within the same transceiver block. Therefore, the PLL logical reference index is either 0 or 1.

For more information about the PLL logical reference index of CMU PLLs within the same transceiver block, refer to "Selecting the Logical Reference Index of the CMU PLL" on page 2–21.

ALTGX_RECONFIG MegaWizard Plug-In Manager Setup for Channel Reconfiguration with Transmitter PLL Select Mode

For more information, refer to the "ALTGX_RECONFIG MegaWizard Plug-In Manager Setup for Channel and CMU PLL Reconfiguration Mode" on page 2–31.

Channel Reconfiguration with Transmitter PLL Select Operation

Read transactions are not allowed in this mode.

Figure 2–16 shows a **.mif** write transaction when dynamically reconfiguring a transceiver channel. The **.mif** write transaction in channel reconfiguration with the transmitter PLL select mode remains the same except for the `reconfig_mode_sel[2:0]` value and the difference in the number of **.mif** words used. In this example, the transceiver channel is configured in **Receiver and Transmitter** configuration. Therefore, the **.mif** size is 8.

You can optionally choose to trigger `write_all` once by selecting the continuous write operation in the ALTGX_RECONFIG MegaWizard Plug-In Manager. The Quartus II software then continuously writes all the words required for reconfiguration.

Figure 2–16. .mif Write Transaction in Channel and CMU PLL Reconfiguration Mode



For guidelines regarding re-using **.mifs**, specifying input reference clocks, or using `logical_tx_pll_sel` ports, refer to "Special Guidelines" on page 2–47.

For more information about reset, refer to the "Reset Control and Power Down" section in the *HardCopy IV GX Transceiver Architecture* chapter.

CMU PLL Reconfiguration Mode Details

Use this mode to reconfigure only the CMU PLL without affecting the remaining blocks of the transceiver channel. When you reconfigure the CMU PLL of a transceiver block to run at a different data rate, all the transceiver channels listening to this CMU PLL also are reconfigured to the new data rate.

☞ You cannot dynamically reconfigure a CMU PLL into a CMU channel and vice versa.

For more information about the supported configurations in CMU PLL reconfiguration mode, refer to Table 2–2 on page 2–17.

Transmitter PLL Powerdown

In the CMU PLL reconfiguration mode, the dynamic reconfiguration controller automatically powers down the selected CMU PLL until it completes reconfiguration. The ALTGX_RECONFIG instance does not provide external ports to control the CMU PLL power down. When you reconfigure the CMU PLL, the `pll_locked` signal goes low. Therefore, after reconfiguring the transceiver, wait for the `pll_locked` signal from the ALTGX instance before continuing normal operation.

The dynamic reconfiguration controller powers down only the selected CMU PLL. The other CMU PLL is not affected.

Blocks Reconfigured in CMU PLL Reconfiguration Mode

Each transceiver block has two CMU PLLs—the CMU0 PLL and the CMU1 PLL.You can reconfigure each of these CMU PLLs to a different data rate in this mode. Figure 2–17 shows a view of the re-configurable blocks using CMU PLL reconfiguration mode.

Figure 2–17. CMU PLLs in a Transceiver Block in CMU PLL Reconfiguration Mode



Note to Figure 2–17:

(1) Depending on the mode you select, PCS may or may not be present.

ALTGX MegaWizard Plug-In Manager Setup for CMU PLL Reconfiguration Mode

If you want to reconfigure the CMU PLL to another data rate, enable **.mif** generation and set up the ALTGX MegaWizard Plug-In Manager, as described in the following steps. The dynamic reconfiguration controller reconfigures the CMU PLL with the new information stored in the **.mif**.

1. Select the **Channel and Transmitter PLL reconfiguration** option in the **Modes** screen.
2. Provide the new CMU PLL data rate in the **General** screen.

☞ The logical reference index of the CMU0 PLL within a transceiver block is always the complement of the logical reference index of the CMU1 PLL.

ALTGX_RECONFIG Plug-In Manager Setup for CMU PLL Reconfiguration Mode

For more information, refer to "ALTGX_RECONFIG MegaWizard Plug-In Manager Setup for Channel and CMU PLL Reconfiguration Mode" on page 2–31.

CMU PLL Reconfiguration Operation

Set the `reconfig_mode_sel[2:0]` signal to **3' b100** to activate this mode.

Figure 2–18 shows a **.mif** write transaction in CMU PLL reconfiguration mode. The dynamic reconfiguration controller asserts the `channel_reconfig_done` signal to indicate that the CMU PLL reconfiguration is complete. In this example, the transceiver channel is configured in **Receiver and Transmitter** configuration. Therefore, the **.mif** size is 8.

You can optionally choose to trigger `write_all` once by selecting the continuous write operation in the ALTGX_RECONFIG MegaWizard Plug-In Manager. The Quartus II software then continuously writes all the words required for reconfiguration.

Figure 2–18. CMU PLL Reconfiguration .mif Write Transaction



For guidelines regarding re-using **.mifs**, specifying input reference clocks, or using `logical_tx_pll_sel` ports, refer to "Special Guidelines" on page 2–47.

For more information about reset, refer to the "Reset Control and Power Down" section in the *HardCopy IV GX Transceiver Architecture* chapter.

Central Control Unit Reconfiguration Mode Details

Central control unit (CCU) reconfiguration mode is a **.mif**-based mode used to reconfigure the CCU of the transceiver. Use `reconfig_mode_sel[]` to activate this mode. CCU reconfiguration mode is applicable for bonded PCS configurations such as Basic ×4/×8, XAUI, PCIe (PIPE) ×4/×8, refer to Table 2–2 on page 2–17 for the allowed configurations.

For instance, to dynamically reconfigure an ALTGX instance in Basic ×4 configuration to XAUI configuration, you must configure the transceiver channel and CMU PLL to run at the XAUI data rate and functional mode (use channel and CMU PLL reconfiguration mode). Then, reconfigure the CCU portion of the transceiver from Basic to XAUI functional mode (use CCU reconfiguration mode).

☞ Dynamic reconfiguration is not available if hard IP is used in PCIe mode.

☞ To switch between one bonded PCS configuration and another, always use:

1) Channel and CMU PLL reconfiguration mode followed by

2) CCU reconfiguration mode

Use the same **.mif** for both the these steps. In step 1, a partial **.mif** is written and the remaining contents of the **.mif** is written in step 2. In step 1, reconfigure all the channels one-by-one. In step-2, reconfiguration of the CCU is transceiver block based. Reconfigure any one of the four channels in the transceiver block.

Data Rate Division in Transmitter Mode Details

You can use data rate division in transmitter mode to modify the data rate of the transmitter channel in multiples of 1, 2, and 4. This dynamic reconfiguration mode is available only for the transmit side and not for the receive side.

Blocks Reconfigured in the Data Rate Division in Transmitter Mode

The only block that is reconfigured by the data rate division in transmitter mode is the transmitter local divider block of a transmitter channel. You can set the transmitter local divider to a divide by value of /1, /2, or /4, as shown in Figure 2–19.

Figure 2–19. Local Divider of a Transmitter Channel



You must be aware of the device operating range before you enable and use this feature. There are no legal checks that are imposed by the Quartus II software because it is an on-the-fly control feature. You must ensure that a specific functional mode supports the data rate range before dividing the clock when using this rate switch option.

☞ Data rate division in the transmitter mode is applicable only to channels configured in non-bonded mode clocked by the CMU0/CMU1 located within the same transceiver block.

ALTGX MegaWizard Plug-In Manager Setup for Data Rate Division in Transmitter Mode

Enable the following settings in the ALTGX MegaWizard Plug-In Manager:

1. Select the **Channel and Transmitter PLL Reconfiguration** option in the **Reconfig** screen to enable the ALTGX_RECONFIG instance to modify the transmitter channel local divider values dynamically.
2. Set the **What is the starting channel number?** option in the **Reconfig** screen. For more information, refer to "Logical Channel Addressing" on page 2–4.

The alternate reference clock is not required because a single clock source is used. The /1, /2, or /4 data rates can be derived from the single input reference clock.

ALTGX_RECONFIG MegaWizard Plug-In Manager Setup for Data Rate Division in Transmitter Mode

Enable the following settings in the ALTGX_RECONFIG MegaWizard Plug-In Manager for data rate division in transmitter mode:

1. In the **Reconfiguration settings** screen, set the **What is the number of channels controlled by the reconfig controller?** option. For more information, refer to "Total Number of Channels Option in the ALTGX_RECONFIG Instance" on page 2–8.
2. Specify the logical channel address of the transmitter channel at the `logical_channel_address` input port.
3. In the **Reconfiguration settings** screen, select the **Data rate division in TX** option.

The `rate_switch_ctrl[1:0]` input port is available when you enable the **Data rate division in TX** option. The value you set at the `rate_switch_ctrl[1:0]` signal determines the transmitter local divider settings, as explained in "Dynamic Reconfiguration Controller Port List" on page 2–55.

To read the existing local divider settings of the transmitter channel, select the **Use 'rate_switch_out' port to read out the current data rate division** option in the **Error checks/Data rate switch** screen.

Decoding for the `rate_switch_out[1:0]` output signal is the same as the `rate_switch_ctrl[1:0]` input signal.

☞ Dynamic rate switch has no effect on the dividers on the receive side of the transceiver channel. It can be used only for the transmitter.

☞ Data rate division in transmitter mode does not require a **.mif**.

Data Rate Division in Transmitter Operation

The following sections describe the steps involved in write and read transactions for the data rate division in transmitter mode.

For this example, the value set in the **What is the number of channels controlled by the reconfig controller?** option of the ALTGX_RECONFIG MegaWizard Plug-In Manager is 4. Therefore, the `logical_channel_address` input is 2 bits wide. Also, you must reconfigure the local divider settings of the transmitter channel whose logical channel address is 2'b01. Figure 2–20 shows a write transaction in data rate division in transmitter mode.

Figure 2–20. Write Transaction in Data Rate Division in Transmitter Mode



Note to Figure 2–20:

(1) For this example, you want to reconfigure the local divider settings of the transmitter channel to "Divide by 4". Therefore, the value set at `rate_switch_ctrl[1:0]` is **2'b10**.

For this example, the value set in the **What is the number of channels controlled by the reconfig controller?** option of the ALTGX_RECONFIG MegaWizard Plug-In Manager is 4. Therefore, the `logical_channel_address` input is 2 bits wide. Also, you must read the existing local divider settings of the transmitter channel whose logical channel address is 2'b01. Figure 2–21 shows a read transaction waveform in data rate division in transmitter mode.

Figure 2–21. Read Transaction in Data Rate Division in Transmitter Mode



Note to Figure 2–21:

(1) For this example, the existing local divider settings of the transmitter channel are "Divide by 2". Therefore, the value read out at `rate_switch_out[1:0]` is **2'b01**.

Do not perform a read transaction in data rate division in transmitter mode if `rate_switch_out[1:0]` is not selected in the ALTGX_RECONFIG MegaWizard Plug-In Manager.

For more information about reset, refer to the "Reset Control and Power Down" section in the *HardCopy IV GX Transceiver Architecture* chapter.

Memory Initialization File (.mif)

As listed in Table 2–2, all the dynamic reconfiguration modes with a check mark in the "**.mif** Requirement" column use memory initialization files to reconfigure the transceivers. These **.mifs** contain the valid settings, in the form of words, required to reconfigure the transceivers. To understand using **.mifs**, it is helpful to understand these two concepts:

- How to generate a **.mif**?—The Quartus II software generates **.mifs** when you provide the appropriate project settings and then compiles an ALTGX instance. For more information, refer to "Quartus II Settings to Enable .mif Generation" on page 2–44.
- How is a **.mif** used between the ALTGX_RECONFIG instance and the ALTGX instance?—The Quartus II software provides a design flow called the user memory initialization file flow. For more information, refer to ".mif-Based Design Flow" on page 2–45.

Quartus II Settings to Enable .mif Generation

The **.mif** is not generated by default in a Quartus II compilation. To generate a **.mif**, you must enable the following Quartus II software settings:

1. On the Assignments menu, select **Settings**.
2. In the **Category** list, select **Fitter settings**, then click **More Settings**.
3. In the **Option** box of the **More Fitter Settings** page, set the **Generate GXB Reconfig MIF** option to **On**.

The **.mif** is generated in the Assembler stage of the compilation process. However, for any change in the design or the above settings, the Quartus II software runs through the fitter stage before starting the Assembler stage.

A **.mif** is generated for every ALTGX instance defined in the top-level RTL file.

The Quartus II software creates the **.mif** under the *<Project_DIR>/reconfig_mif* folder. The file name is based on the ALTGX instance name (*<instance name>***.mif**); for example, **basic_gxb.mif**. One design can have multiple **.mifs** (there is no limit) and you can use one **.mif** to reconfigure multiple channels.

To generate a **.mif**, create a top-level design and connect the clock inputs in the RTL/schematic. Specifically, for the transceiver clock inputs `pll_inclk_cruclk`.

☞ If you do not specify pins for `tx_dataout` and `rx_datain` for the transceiver channel, the Quartus II software selects a channel and generates a **.mif** for that channel. However, the **.mif** can still be used for any transceiver channel.

You can generate multiple **.mifs** in the following two ways:

Method 1:

1. Compile the design and generate the first **.mif**.
2. Update the ALTGX instance with the alternate configuration.
3. Compile the design to get the second **.mif**.

☞ If you have to generate **.mifs** for many configurations, Method 1 takes more time to complete.

Method 2:

1. In the top-level design, instantiate all the different configurations of the ALTGX instantiation for which the **.mif** is required.
2. Connect the appropriate clock inputs of all the ALTGX instantiations.

3. Generate the **.mif**. The **.mifs** are generated for all the ALTGX configurations.

☞ This method requires special attention when generating the **.mif**. Refer to the following:

- The different ALTGX instantiations must have the appropriate **logical reference clock index** option values.
- The clock inputs for each instance must be connected to the appropriate clock source.
- When you generate the **.mif**, use the proper naming convention for the files so you know the configuration supported by the **.mif**.

.mif-Based Design Flow

The **.mif**-based design flow involves writing the contents of the **.mif** to the transceiver channel or CMU PLL.

To reconfigure the transceiver channel or CMU PLL, you must configure the required settings for the transceiver channel or CMU PLL in the ALTGX MegaWizard Plug-In Manager and compile the ALTGX instance. The dynamic reconfiguration controller requires that you write these configured settings through the **.mif** into the transceiver channel or CMU PLL (using the `write_all` and `reconfig_data[15:0]` signals). The maximum possible size of the **.mif** is 59 words. Each word contains legal register settings of the transceiver channel stored in 16 bits. `reconfig_address_out[5:0]` provides the address (location) of the 16-bit word in the **.mif**.

Table 2–7 lists the **.mif** size depending on the ALTGX configuration.

Table 2–7. .mif Size for the ALTGX Configuration

ALTGX Configuration	.mif Size in Words (1)	PMA Direct Mode
Duplex (**Receiver and Transmitter**) + CCU	60	33
Duplex (**Receiver and Transmitter**)	55	27
Receiver only	37	14
Transmitter only	19	15

Note to Table 2–7:

(1) Each word in the **.mif** is 16 bits wide.

You can store these **.mifs** in the on-chip or off-chip memory.

Applying a .mif in the User Design

Store the **.mif** in on-chip or off-chip memory and connect it to the dynamic reconfiguration controller, as shown in Figure 2–22.

Figure 2–22. .mif Instantiation in the User Design


User Logic in the Core Fabric
Transceiver Interfaces
User Logic for GIGE and SONET/SDH Datapath
Reset Control Logic
ROM Containing .mif
User Control Logic to Control the ALTGX_RECONFIG Interface
Dynamic Reconfiguration Control (ALTGX_RECONFIG)
ALTGX Interface

When applying a **.mif** in the user design, be sure to:

- Use the ROM: 1-PORT megafunction to instantiate a memory block.
- Choose the size of the memory block based on the size of the **.mif** generated.
- Instantiate the **.mif** in the memory block.

☞ Whenever a **.mif** is applied to a channel, the PMA controls for that channel are set to the default settings chosen in the ALTGX instance used for **.mif** generation.

Reduced .mif Reconfiguration

This mode is available only for the **.mif**-based transceiver channel reconfiguration modes.

This is an optional feature that allows faster reconfiguration and faster simulation time. For example, if you intend to make minor changes to the transceiver channel, this might involve a change of only a few words in the **.mif**.

Here is an example of changing only the termination setting:

- Assume that the only word difference is word address 32.
- Instead of loading the entire **.mif**, you can use **altgx_diffmifgen.exe** to generate a new **.mif**. This new **.mif** only has the modified words.

- The new **.mif** is 22 bits wide, compared with the 16 bits wide in the regular **.mif**. There are 6 bits of address in addition to 16 bits of data.

  ```
  <addr 6 bits> <data 16 bits>
  ```

- Enable the **Use 'reconfig_address' to input address from the MIF in reduced MIF reconfiguration** option in the **Channel and TX PLL Reconfiguration** screen of the ALTGX_RECONFIG MegaWizard Plug-In Manager.
- Use the `reconfig_data[15:0]` port to connect the 16 bits of data from the new **.mif**.
- Use the `reconfig_address[5:0]` port to connect the 6 bits of address from the new **.mif**.

Using altgx_diffmifgen.exe

Browse to the project directory where you have the Quartus II software installed. For example, **altgx_diffmifgen.exe** is available in the following path:

\altera\91\quartus\bin

The syntax for using this **.exe** is as follows:

\altera\91\quartus\bin\altgx_diffmifgen.exe <*a.mif*> <*b.mif*>

That is executed in the project directory with the **.mifs**. The **altgx_diffmifgen.exe** requires two or more ALTGX **.mifs**.

Special Guidelines

The following section describes the special guidelines required for the transceiver channel reconfiguration modes previously described. This section includes the following:

- "Guidelines for Re-Using .mifs" on page 2–47
- "Guidelines for the logical_tx_pll_sel and logical_tx_pll_sel_en Ports" on page 2–49
- "Guidelines for Specifying the Input Reference Clocks" on page 2–50

Guidelines for Re-Using .mifs

To configure the transceiver PLLs and receiver CDRs for multiple data rates, it is important to understand the input reference clock requirements. This helps you to efficiently create the clocking scheme for reconfiguration and to reuse the **.mifs** across all channels in the device. This section describes the clocking enhancements and the implications of using input clocks from various clock sources.

The available clock inputs appear as a `pll_inclk_rx_cruclk[]` port and can be provided from the inter-transceiver block lines (also known as ITB lines), from the global clock networks that are driven by an input pin or by a PLL cascade clock.

For more information about input reference clocking, refer to "Transceiver Clocking" section in the *HardCopy IV GX Transceiver Architecture* chapter.

The following section describes the clocking requirements to re-use **.mifs**.

Table 2–8 lists the two conditions under which you can re-use **.mifs** when using the `logical_tx_pll_sel` and `logical_tx_pll_sel_en` ports.

Table 2–8. Two Conditions Under Which You can Re-Use .mifs (logical_tx_pll_sel and logical_tx_pll_sel_en)

Condition 1: Re-use the **.mif** created for one CMU PLL on the other CMU PLL of the same transceiver block.		**Condition 2:** Re-use the **.mif** created for one transmitter PLL on the transmitter PLL of another transceiver block.	
Channel and CMU PLL Reconfiguration and CMU PLL Reconfiguration	**Channel Reconfiguration with Transmitter PLL Select**	**Channel and CMU PLL Reconfiguration and CMU PLL Reconfiguration**	**Channel Reconfiguration with Transmitter PLL Select**
Consider that you create a **.mif** containing the desired ALTGX settings to reconfigure the CMU0 PLL. Assume that the logical reference index you assigned to the CMU0 PLL is **0**. ■ You can re-use this **.mif** created for the CMU0 PLL on the CMU1 PLL of the same transceiver block if you want to reconfigure the CMU1 PLL to the new data rate information stored in the **.mif**. ■ You must set `logical_tx_pll_sel` to the logical reference index of the CMU1 PLL (**1'b1**) and `logical_tx_pll_sel_en` to **1'b1** and then write this **.mif** into the transceiver channel. By doing so, the dynamic reconfiguration controller overwrites the logical tx pll value stored in the **.mif** with the logical reference index of the CMU1 PLL.	Assume that the transceiver channel listens to the CMU1 PLL and the logical reference index assigned to it is **0**. ■ Generate a **.mif** for these settings. ■ When you use channel reconfiguration with transmitter PLL select mode and reconfigure the transceiver channel with this **.mif**, the transceiver channel is reconfigured to listen to the CMU1 PLL. ■ If you want to reconfigure the transceiver channel to listen to the CMU0 PLL instead, you can re-use this **.mif**. ■ You must set `logical_tx_pll_sel` to the logical reference index of the CMU0 PLL (**1'b1**) and `logical_tx_pll_sel_en` to **1'b1** and then write this **.mif** into the transceiver channel.	Consider that you create a **.mif** containing the desired ALTGX settings to reconfigure the transmitter PLL of a transceiver block. Assume that the logical reference of the transmitter PLL is **1**. ■ You can re-use this **.mif** created to reconfigure the transmitter PLL of another transceiver block under the following condition: ■ You want to reconfigure the transmitter PLL of the other transceiver block to exactly the same data rate information stored in the **.mif**. ■ You must set `logical_channel_address` to the logical channel address of the transmitter PLL you intend to reconfigure.	Consider that you create a **.mif** containing the logical reference index of the transmitter PLL that the reconfigured transceiver channel needs to listen to. ■ Assume that the transmitter PLL used is the CMU0 PLL and the logical reference index assigned is **0**. ■ When you use channel reconfiguration with transmitter PLL select mode and reconfigure the transceiver channel with this **.mif**, the transceiver channel is reconfigured to listen to the CMU0 PLL. ■ If you want to reconfigure this transceiver channel to listen to another transmitter PLL outside the transceiver block, you can reuse this **.mif**, provided the intended data rate is the same.

The **.mif** contains information about the input clock multiplexer settings and the functional blocks that you selected during the ALTGX MegaWizard Plug-In Manager instantiation. You can use a **.mif** to dynamically reconfigure any of the other transceiver channels in the device as long as the order of the clock inputs is consistent. For example, assume that a **.mif** is generated for a transceiver channel in transceiver block 0 and the input clock source is connected to the `pll_inclk_rx_cruclk[0]` port. When you use the generated **.mif** for a channel in other transceiver blocks (for example, transceiver block 1), the same clock source must be connected to the `pll_inclk_rx_cruclk[0]` port.

You can re-use the **.mif** generated for a transceiver channel on one side of the device for a transceiver channel on the other side of the device, only if the input reference clock frequencies and order of the `pll_inclk_rx_cruclk[]` ports in the ALTGX instances on both sides are identical.

In addition to the input reference clock requirements when re-using a **.mif**, refer to "Guidelines for the logical_tx_pll_sel and logical_tx_pll_sel_en Ports" on page 2–49 for additional ways to re-use a **.mif**

Guidelines for the logical_tx_pll_sel and logical_tx_pll_sel_en Ports

This section describes when to enable the `logical_tx_pll_sel` and `logical_tx_pll_sel_en` ports and how to use them in the following dynamic reconfiguration modes:

- Channel and CMU PLL reconfiguration mode
- Channel reconfiguration with transmitter PLL select mode
- CMU PLL reconfiguration mode

These are optional input ports to the ALTGX_RECONFIG instance.

Table 2–9 shows the conditions under which the dynamic reconfiguration controller uses either the `logical_tx_pll_sel` port value or the logical reference index value stored in the **.mif**.

Figure 2–23 shows the `logical_tx_pll_sel` and `logical_tx_pll_sel_en` ports.

Figure 2–23. Using logical_tx_pll_sel and logical_tx_pll_sel_en Ports


ALTGX_RECONFIG Instance
logical tx pll
(Logical Reference Index Value Stored in the .mif)
0
1
Selected Logical Reference Index Value
logical_tx_pll_sel
(Logical Reference Index Specified on the Port)
logical_tx_pll_sel_en

Table 2–9 lists how the dynamic reconfiguration controller selects between the logical reference index stored in the **.mif** (`logical_tx_pll`) and the logical reference index specified at the `logical_tx_pll_sel` port.

Table 2–9. Various Combinations of the logical_tx_pll_sel and logical_tx_pll_sel_en Ports (Part 1 of 2)

logical_tx_pll_sel	logical_tx_pll_sel_en	Logical Reference Index Value Selected by the ALTGX_RECONFIG Instance
Enabled	Enabled and value is 1	Value on the `logical_tx_pll_sel` port
Enabled	Enabled and value is 0	Logical reference index value stored in the **.mif** (logical tx pll)

Table 2–9. Various Combinations of the logical_tx_pll_sel and logical_tx_pll_sel_en Ports (Part 2 of 2)

logical_tx_pll_sel	logical_tx_pll_sel_en	Logical Reference Index Value Selected by the ALTGX_RECONFIG Instance
Enabled	Disabled	Value on the `logical_tx_pll_sel` port
Disabled	Disabled	Logical reference index value stored in the **.mif** (logical tx pll)

Altera recommends that you keep track of the transmitter PLL that drives the channel when you configure a transceiver channel in the ALTGX MegaWizard Plug-In Manager.

☞ The `logical_tx_pll_sel` port does not modify transceiver settings on the receiver side.

If both the `logical_tx_pll_sel` and `logical_tx_pll_sel_en` ports are enabled, reconfigure the transmitter PLL. Keep the `logical_tx_pll_sel` and `logical_tx_pll_sel_en` signals at a constant logic level until the dynamic reconfiguration controller asserts the `channel_reconfig_done` signal.

Guidelines for Specifying the Input Reference Clocks

The following are guidelines for setting up the input reference clocks in the **Reconfiguration Settings** screen of the ALTGX MegaWizard Plug-In Manager.

- Assign the identification numbers to all input reference clocks that are used by the transmitter PLLs in their corresponding PLL screens. You can set up a maximum of 10 input reference clocks and assign identification numbers from 1 to 10.
- Keep the identification numbers consistent for all the **.mifs** generated in the design.
- Maintain the input reference clock frequencies settings for all the **.mifs**.

Offset Cancellation Feature

HardCopy IV GX devices provide an offset cancellation circuit per receiver channel to counter the offset variations due to process, voltage, and temperature (PVT). These variations create an offset in the analog circuit voltages, pushing them out of the expected range. In addition to reconfiguring the transceiver channel, the dynamic reconfiguration controller performs offset cancellation on all receiver channels connected to it on power up.

The **Offset cancellation for Receiver channels** option is automatically enabled in both the ALTGX and ALTGX_RECONFIG MegaWizard Plug-In Managers for **Receiver and Transmitter** and **Receiver only** configurations. It is not available for **Transmitter only** configurations. For **Receiver and Transmitter** and **Receiver only** configurations, you must connect the necessary interface signals between the ALTGX_RECONFIG and ALTGX (with receiver channels) instances.

☞ The offset cancellation control functionality remains the same for both regular transceiver channels and PMA-only channels.

Operation

When the device powers up, the dynamic reconfiguration controller initiates offset cancellation on the receiver channel by disconnecting the receiver input pins from the receiver data path. It also sets the receiver CDR into a fixed set of dividers to guarantee a voltage controlled oscillator (VCO) clock rate within the range necessary to provide proper offset cancellation. Subsequently, the offset cancellation process goes through different states and culminates in the offset cancellation of the receiver buffer and receiver CDR. After offset cancellation is complete, the user divider settings are restored.

The **Use 'logical_channel_address' port for Analog controls reconfiguration** option in the **Analog controls** screen of the ALTGX_RECONFIG MegaWizard Plug-In Manager is not applicable for the receiver offset cancellation process.

☞ The gxb_powerdown signal must not be asserted during the offset cancellation sequence.

To understand the impact on system start-up when you control all the transceiver channels using a single dynamic reconfiguration controller, refer to "PMA Controls Reconfiguration Duration" on page 2–68.

ALTGX_RECONFIG Instance Signals Transition during Offset Cancellation

The following sequence of events is for dynamic reconfiguration signals during offset cancellation of the receiver channels:

- After the device powers up, the busy signal remains low for the first reconfig_clk clock cycle.
- The busy signal then gets asserted for the second reconfig_clk clock cycle, when the dynamic reconfiguration controller initiates the offset cancellation process.
- The de-assertion of the busy signal indicates the successful completion of the offset cancellation process.

Figure 2–24 shows the dynamic reconfiguration signals transition during offset cancellation on the receiver channels.

Figure 2–24. Dynamic Reconfiguration Signals Transition during Offset Cancellation on Receiver Channels



Note to Figure 2–24:

(1) After device power up, the busy signal remains low for the first reconfig_clk cycle.

☞ Due to the offset cancellation process, the transceiver reset sequence has changed. For more information, refer to the "Reset Control and Power Down" section in the *HardCopy IV GX Transceiver Architecture* chapter.

Adaptive Equalization (AEQ)

High-speed interface systems require different equalization settings to compensate for changing data rates and backplane losses. The AEQ feature automatically adjusts equalization filters based on a frequency content comparison between the incoming signal and internally generated reference signals.

Adaptive Equalization Limitations

The following are the AEQ feature requirements and limitations:

- The receive data must be 8B/10B encoded
- Not available in PCIe (PIPE) functional mode (because the AEQ hardware cannot perform the equalization process when the receive link is under the electrical idle condition)
- The receiver input signal must have a minimum envelope of 400 mV (differential peak-to-peak). The Quartus II software does not check for this requirement
- AEQ hardware is not present in the CMU channels

For more information about speed grade, data rates, receiver input signal level, and other specifications that support the AEQ feature, refer to the *DC and Switching Characterization of HardCopy IV Devices* chapter.

Enabling the AEQ Control Logic and AEQ Hardware

To use the AEQ feature, enable the AEQ hardware in the ALTGX MegaWizard Plug-In Manager and the AEQ control block in the ALTGX_RECONIG MegaWizard Plug-In Manager. To enable the AEQ hardware and the AEQ control logic, perform the following:

- Select the **Enable adaptive equalizer control** option in the **Reconfiguration Settings** screen of the ALTGX MegaWizard Plug-In Manager. The AEQ hardware is available for each transceiver channel in the receiver data path.
- Select the **Enable adaptive equalizer control** option in the ALTGX_RECONFIG MegaWizard Plug-In Manager. The AEQ control logic is available in the dynamic reconfiguration controller.

When you select the above two options, the ALTGX and ALTGX_RECONFIG MegaWizard Plug-In Managers provide the following additional ports:

- `aeq_fromgxb[]`
- `aeq_togxb[]`

The `aeq_fromgxb[]` and `aeq_togxb[]` ports provide the interface between the receiver channel and the dynamic reconfiguration controller.

The following section describes the connections between the AEQ control block of the ALTGX_RECONFIG instance and the AEQ hardware of the ALTGX instance.

Connections Between the ALTGX and ALTGX_RECONFIG Instances

Enable the **adaptive equalization** options in the ALTGX and ALTGX_RECONFIG MegaWizard Plug-In Managers, as explained in the previous section. To use the AEQ control block and AEQ hardware, you must connect the ALTGX receivers to the ALTGX_RECONFIG instance using the `reconfig_{to/from}gxb` and `aeq_{to/from}gxb` ports. You must also connect the ALTGX_RECONFIG instance to your design.

If you have multiple transceiver instances and a single ALTGX_RECONFIG instance, connect the LSB of the `aeq_togxb[]` and `aeq_fromgxb[]` ports of the ALTGX_RECONFIG instance to the transceiver channel with a `logical_channel_address` value of 0.

You have three options to control the AEQ hardware using the ALTGX_RECONFIG instance. The following section explains the three user modes.

Controlling the AEQ Hardware

Use `reconfig_mode_sel[3:0]` to select one of the following modes.

One Time Mode for a Single Channel

The AEQ hardware attempts to find a stable equalization and then locks to that value. Once locked, the equalization values are held and are no longer updated.

Powerdown for a Single Channel

The AEQ hardware of the specified receiver channel is put in standby mode. The AEQ hardware comes out of the standby mode as soon as you change the value at `reconfig_mode_sel[3:0]` to one of the other two AEQ control modes. The AEQ hardware of the powered down receiver channel does not remember the converged equalization value once it comes out of the standby mode. It instead starts at the maximum equalization value after powering up again (Figure 2–25).

Figure 2–25. Timing Diagram for Powering Down the AEQ for a Single Channel (Mode 3)


ALT2GXB_RECONFIG indicates that the AEQ hardware for logical channel address 4 is powered down
PMA read operation
write_all
reconfig_mode_sel[3:0]
1000
0000
logical_channel_address[]
4 (logical channel 4)
read
busy
rx_eqctrl_out[19..16]
xxxx
valid translated manual equalization settings

Dynamic Reconfiguration Controller Port List

Table 2–10 lists the input control ports and output status ports of the dynamic reconfiguration controller.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 1 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
Clock Inputs to ALTGX_RECONFIG Instance		
`reconfig_clk`	Input	The frequency range of this clock depends on the following transceiver channel configuration modes: ■ **Receiver only** (37.5 MHz to 50 MHz) ■ **Receiver and Transmitter** (37.5 MHz to 50 MHz) ■ **Transmitter only** (2.5 MHz to 50 MHz) By default, the Quartus II software assigns a global clock resource to this port. This clock must be a free-running clock sourced from an I/O clock pin. Do not use dedicated transceiver `refclk` pins or any clocks generated by transceivers.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 2 of 12) ***(Note 3)*****,** ***(4)***

Port Name	Input/ Output	Description
ALTGX and ALTGX_RECONFIG Interface Signals		
`reconfig_fromgxb`	Input	An output port in the ALTGX instance and an input port in the ALTGX_RECONFIG instance. This signal is transceiver-block based. Therefore, the width of this signal increases in steps of 17 bits per transceiver block. In the ALTGX MegaWizard Plug-In Manager, the width of this signal depends on the following: ■ Whether the channels configured in the ALTGX instance are regular transceiver channels or PMA-only channels. ■ The number of channels you select in the **What is the number of channels?** option in the **General** screen. For example, if the channels in the ALTGX instance are regular transceiver channels and if you select the number of channels as follows: 1 ≤ Channels ≤ 4, then the output port `reconfig_fromgxb` = 17 bits 5 ≤ Channels ≤ 8, then the output port `reconfig_fromgxb` = 34 bits 9 ≤ Channels ≤ 12, then the output port `reconfig_fromgxb` = 51 bits However, if the channels in the ALTGX instance are PMA-only channels and if you select the number of channels as follows: Number of PMA-only channels = n, then the output port `reconfig_fromgxb` = n*17 bits For example, `reconfig_fromgxb` = 6 * 17 bits for 6 PMA-only channels. In the ALTGX_RECONFIG MegaWizard Plug-In Manager, the width of this signal depends on the value you select in the **What is the number of channels controlled by the reconfig controller?** option in the **Reconfiguration settings** screen. For example, if you select the total number of channels controlled by ALTGX_RECONFIG instance as follows: 1 ≤ Channels ≤ 4, then the input port `reconfig_fromgxb` = 17 bits 5 ≤ Channels ≤ 8, then the input port `reconfig_fromgxb` = 34 bits 9 ≤ Channels ≤ 12, then the input port `reconfig_fromgxb` = 51 bits

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 3 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
reconfig_fromgxb (continued)	Input	To connect the reconfig_fromgxb port between the ALTGX_RECONFIG instance and multiple ALTGX instances, follow these rules: ■ Connect the reconfig_fromgxb[16:0] of ALTGX Instance 1 to the reconfig_fromgxb[16:0] of the ALTGX_RECONFIG instance. Connect the reconfig_fromgxb[] port of the next ALTGX instance to the next available bits of the ALTGX_RECONFIG instance, and so on. ■ Connect the reconfig_fromgxb port of the ALTGX instance, which has the highest **What is the starting channel number?** option, to the MSB of the reconfig_fromgxb port of the ALTGX_RECONFIG instance. The Quartus II Fitter produces an error if the dynamic reconfiguration option is enabled in the ALTGX instance but the reconfig_fromgxb and reconfig_togxb ports are not connected to the ALTGX_RECONFIG instance. For more information, refer to "Connecting the ALTGX and ALTGX_RECONFIG Instances" on page 2–8.
reconfig_togxb[3:0]	Output	An input port of the ALTGX instance and an output port of the ALTGX_RECONFIG instance. You must connect the reconfig_togxb[3:0] input port of every ALTGX instance controlled by the dynamic reconfiguration controller to the reconfig_togxb[3:0] output port of the ALTGX_RECONFIG instance. The width of this port is always fixed to 3 bits. For more information, refer to "Connecting the ALTGX and ALTGX_RECONFIG Instances" on page 2–8.
HCell Fabric and ALTGX_RECONFIG Interface Signals		
write_all	Input	Assert this signal for one reconfig_clk clock cycle to initiate a write transaction from the ALTGX_RECONFIG instance to the ALTGX instance. You can use this signal in two ways for **.mif**-based modes: ■ Continuous write operation—Select the **Enable continuous write of all the words needed for reconfiguration** option to pulse the write_all signal only once for writing a whole **.mif**. The **What is the read latency of the MIF contents** option is available for selection in this case only. Enter the desired latency in terms of the reconfig_clk cycles. ■ Regular write operation—When the **Enable continuous write of all the words needed for reconfiguration** option is disabled, every word of the **.mif** requires its own write cycle.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 4 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
`busy`	Output	This signal is used to indicate the busy status of the dynamic reconfiguration controller during offset cancellation. After the device powers up, this signal remains low for the first `reconfig_clk` clock cycle. It then is asserted and remains high when the dynamic reconfiguration controller performs offset cancellation on all the receiver channels connected to the ALTGX_RECONFIG instance. De-assertion of the `busy` signal indicates the successful completion of the offset cancellation process. For more information, refer to "Operation" on page 2–51. ■ PMA controls reconfiguration mode—This signal is high when the dynamic reconfiguration controller performs a read or write transaction. ■ All other dynamic reconfiguration modes—This signal is high when the dynamic reconfiguration controller writes the **.mif** into the transceiver channel.
`read`	Input	Assert this signal for one `reconfig_clk` clock cycle to initiate a read transaction. The `read` port is applicable only to the PMA controls reconfiguration mode and data rate division in transmitter mode. The `read` port is available when you select **Analog controls** in the **Reconfiguration settings** screen and select at least one of the PMA control ports in the **Analog controls** screen. For more information, refer to "Dynamically Reconfiguring PMA Controls" on page 2–10.
`data_valid`	Output	Applicable only to PMA controls reconfiguration mode. This port indicates the validity of the data read from the transceiver by the dynamic reconfiguration controller. The current data on the output read ports is the valid data ONLY if `data_valid` is high. This signal is enabled when you enable at least one PMA control port used in read transactions, for example `tx_vodctrl_out`.
`error`	Output	This indicates that an unsupported operation is attempted. You can select this in the **Error checks/Data rate switch** screen. The dynamic reconfiguration controller de-asserts the `busy` signal and asserts the `error` signal for two `reconfig_clk` cycles when you attempt an unsupported operation. For more information, refer to the "Error Indication During Dynamic Reconfiguration" on page 2–66.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 5 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
logical_channel_address [8:0]	Input	Enabled by the ALTGX_RECONFIG MegaWizard Plug-In Manager when you enable the **Use 'logical_channel_address' port for Analog controls reconfiguration** option in the **Analog controls** screen. The width of the logical_channel_address port depends on the value you set in the **What is the number of channels controlled by the reconfig controller?** option in the **Reconfiguration settings** screen. This port can be enabled only when the number of channels controlled by the dynamic reconfiguration controller is more than one. For more information, refer to "Logical Channel Addressing of Regular Transceiver Channels" on page 2–5 and "Logical Channel Addressing of PMA-Only Channels" on page 2–6.
rx_tx_duplex_sel[1:0]	Input	This is a 2-bit wide signal. You can select this in the **Error checks/Data rate switch** screen. The advantage of using this optional port is that it allows you to reconfigure only the transmitter portion of a channel, even if the channel configuration is duplex. For a setting of: ■ rx_tx_duplex_sel[1:0] = 2'b00—the transmitter and receiver portion of the channel is reconfigured. ■ rx_tx_duplex_sel[1:0] = 2'b01—the receiver portion of the channel is reconfigured. ■ rx_tx_duplex_sel[1:0] = 2'b10—the transmitter portion of the channel is reconfigured.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 6 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
Analog Settings Control/Status Signals		
`tx_vodctrl[2:0]` *(1)*	Input	This is an optional transmit buffer V_{OD} control signal. It is 3 bits per transmitter channel. The number of settings varies based on the transmit buffer supply setting and the termination resistor setting on the **TX Analog** screen of the ALTGX MegaWizard Plug-In Manager. The width of this signal is fixed to 3 bits if you enable either the **Use 'logical_channel_address' port for Analog controls reconfiguration** option or the **Use same control signal for all the channels** option in the **Analog controls** screen. Otherwise, the width of this signal is 3 bits per channel. For more information, refer to “Dynamically Reconfiguring PMA Controls” on page 2–10. The following shows the V_{OD} values corresponding to the `tx_vodctrl` settings for 100-Ω termination. For more information, refer to the “Programmable Output Differential Voltage” section of the *HardCopy IV GX Transceiver Architecture* chapter. `tx_vodctrl[2:0]` V_{OD} (mV) for 1.4 V V_{CCH} 3’b000 200 3’b001 400 3’b010 600 3’b011 700 3’b100 800 3’b101 900 3’b110 1000 3’b111 1200

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 7 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
`tx_preemp_0t[4:0]` *(1)*	Input	This is an optional pre-emphasis control for pre-tap for the transmit buffer. Depending on what value you set at this input, the controller dynamically writes the value to the pre-emphasis control register of the transmit buffer. This signal controls both pre-emphasis positive and its inversion. The width of this signal is fixed to 5 bits if you enable either the **Use 'logical_channel_address' port for Analog controls reconfiguration** option or the **Use same control signal for all the channels** option in the **Analog controls** screen. Otherwise, the width of this signal is 5 bits per channel. For more information, refer to "Dynamically Reconfiguring PMA Controls" on page 2–10. The following values are the legal settings allowed for this signal: 0 represents 0 1-15 represents -15 to -1 16 represents 0 17 - 31 represents 1 to 15 In PCIe (PIPE) configuration, set `tx_preemp_0t[4:0]` to **5'b00000** when you do a rate switch from Gen 1 to Gen 2 mode. This is to ensure that `tx_preemp_0t[4:0]` does not add to the signal boost, when `tx_pipemargin` and `tx_pipedeemph` take affect in PCIe (PIPE) Gen 2 mode. For more information, refer to the "Programmable Pre-Emphasis" section of the *HardCopy IV GX Transceiver Architecture* chapter.
`tx_preemp_1t[4:0]` *(1)*	Input	This is an optional pre-emphasis write control for the first post-tap for the transmit buffer. Depending on what value you set at this input, the controller dynamically writes the value to the first post-tap control register of the transmit buffer. The width of this signal is fixed to 5 bits if you enable either the **Use 'logical_channel_address' port for Analog controls reconfiguration** option or the **Use same control signal for all the channels** option in the **Analog controls** screen. Otherwise, the width of this signal is 5 bits per channel. For more information, refer to "Dynamically Reconfiguring PMA Controls" on page 2–10 and the "Programmable Pre-Emphasis" section of the *HardCopy IV GX Transceiver Architecture* chapter.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 8 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
`tx_preemp_2t[4:0]` *(1)*	Input	This is an optional pre-emphasis write control for the second post-tap for the transmit buffer. This signal controls both pre-emphasis positive and its inversion. Depending on what value you set at this input, the controller dynamically writes the value to the pre-emphasis control register of the transmit buffer. The width of this signal is fixed to 5 bits if you enable either the **Use 'logical_channel_address' port for Analog controls reconfiguration** option or the **Use same control signal for all the channels** option in the **Analog controls** screen. Otherwise, the width of this signal is 5 bits per channel. For more information, refer to "Dynamically Reconfiguring PMA Controls" on page 2–10. The following values are the legal settings allowed for this signal: 0 represents 0 1-15 represents -15 to -1 16 represents 0 17-31 represents 1 to 15 In PCIe (PIPE) configuration, set `tx_preemp_2t[4:0]` to **5'b00000** when you do a rate switch from Gen 1 to Gen 2 mode. This is to ensure that `tx_preemp_2t[4:0]` does not add to the signal boost when `tx_pipemargin` and `tx_pipedeemph` take affect in PCIe (PIPE) Gen 2 mode. For more information, refer to the "Programmable Pre-Emphasis" section of the *HardCopy IV GX Transceiver Architecture* chapter.
`rx_eqctrl[3:0]` *(1)*	Input	This is an optional write control to write an equalization control value for the receive side of the PMA. The width of this signal is fixed to 4 bits if you enable either the **Use 'logical_channel_address' port for Analog controls reconfiguration** option or the **Use same control signal for all the channels** option in the **Analog controls** screen. Otherwise, the width of this signal is 4 bits per channel. For more information, refer to "Dynamically Reconfiguring PMA Controls" on page 2–10 and the "Programmable Equalization and DC Gain" section of the *HardCopy IV GX Transceiver Architecture* chapter.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 9 of 12) ***(Note 3)*, *(4)***

Port Name	Input/ Output	Description
`rx_eqdcgain[2:0]` *(1)*, *(2)*	Input	This is an optional equalizer DC gain write control. The width of this signal is fixed to 3 bits if you enable either the **Use 'logical_channel_address' port for Analog controls reconfiguration** option or the **Use same control signal for all the channels** option in the **Analog controls** screen. Otherwise, the width of this signal is 3 bits per channel. For more information, refer to "Dynamically Reconfiguring PMA Controls" on page 2–10. The following values are the legal settings allowed for this signal: 3'b000 => 0 dB 3'b001 => 3 dB 3'b010 => 6 dB 3'b011 => 9 dB 3'b100 => 12 dB All other values => N/A For more information, refer to the "Programmable Equalization and DC Gain" section of the *HardCopy IV GX Transceiver Architecture* chapter.
`tx_vodctrl_out[2:0]`	Output	This is an optional transmit V_{OD} read control signal. This signal reads out the value written into the V_{OD} control register. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller.
`tx_preemp_0t_out[4:0]`	Output	This is an optional pre-tap, pre-emphasis read control signal. This signal reads out the value written by its input control signal. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller.
`tx_preemp_1t_out[4:0]`	Output	This is an optional first post-tap, pre-emphasis read control signal. This signal reads out the value written by its input control signal. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller.
`tx_preemp_2t_out[4:0]`	Output	This is an optional second post-tap pre-emphasis read control signal. This signal reads out the value written by its input control signal. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller.
`rx_eqctrl_out[3:0]`	Output	This is an optional read control signal to read the setting of equalization setting of the ALTGX instance. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller.
`rx_eqdcgain_out[2:0]`	Output	This is an optional equalizer DC gain read control signal. This signal reads out the settings of the ALTGX instance DC gain. The width of this output signal depends on the number of channels controlled by the dynamic reconfiguration controller.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 10 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
Transceiver Channel Reconfiguration Control/Status Signals		
`reconfig_mode_sel[3:0]`	Input	Set the following values at this signal to activate the appropriate dynamic reconfiguration mode: 3’b000 = PMA controls reconfiguration mode. This is the default value. 3’b011 = data rate division in transmitter mode 3’b100 = CMU PLL reconfiguration mode 3’b101 = channel and CMU PLL reconfiguration mode 3’b110 = channel reconfiguration with transmitter PLL select mode 3’b111 = CCU reconfiguration mode The `reconfig_mode_sel` signal is 4 bits wide when you enable Adaptive Equalization control: 4'b1000 = AEQ control (continuous mode for a single channel) 4'b1001 = AEQ control (one time mode for a single channel) 4'b1010 = AEQ control (power down for a single channel) `reconfig_mode_sel[]` is available as an input only when you enable more than one dynamic reconfiguration mode.
`reconfig_address_out[5:0]`	Output	This signal is always available for you to select in the **Channel and TX PLL reconfiguration** screen. This signal is applicable only in the dynamic reconfiguration modes grouped under **Channel and TX PLL select/reconfig** option. This signal represents the current address used by the ALTGX_RECONFIG instance when writing the **.mif** into the transceiver channel. This signal increments by 1, from 0 to the last address, then starts at 0 again. You can use this signal to indicate the end of all the **.mif** write transactions (`reconfig_address_out[5:0]` changes from the last address to 0 at the end of all the **.mif** write transactions).
`reconfig_address_en`	Output	This is an optional signal you can select in the **Channel and TX PLL reconfiguration** screen. This signal is applicable only in dynamic reconfiguration modes grouped under the **Channel and TX PLL select/reconfig** option. The dynamic reconfiguration controller asserts `reconfig_address_en` to indicate that `reconfig_address_out[5:0]` has changed. This signal is asserted only after the dynamic reconfiguration controller completes writing one 16-bit word of the **.mif**.
`reset_reconfig_address`	Input	This is an optional signal you can select in the **Channel and TX PLL reconfiguration** screen. This signal is applicable only in dynamic reconfiguration modes grouped under the **Channel and TX PLL select/reconfig** option. Enable this signal and assert it for one `reconfig_clk` clock cycle if you want to reset the reconfiguration address used by the ALTGX_RECONFIG instance during reconfiguration.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 11 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
`reconfig_data[15:0]`	Input	This signal is applicable only in the dynamic reconfiguration modes grouped under the **Channel and TX PLL select/reconfig** option. This is a 16-bit word carrying the reconfiguration information. It is stored in a **.mif** that you must generate. The ALTGX_RECONFIG instance requires that you provide `reconfig_data [15:0]` on every **.mif** write transaction using the `write_all` signal.
reconfig_address[5:0]	Input	This port is available for selection only in the **.mif**-based transceiver channel reconfiguration modes. For more information, refer to "Reduced .mif Reconfiguration" on page 2–46.
`rate_switch_ctrl[1:0]`	Input	This signal is available when you select data rate division in transmitter mode. Based on the value you set here, the divide-by setting of the local divider in the transmitter channel gets modified. The legal values for this port are: 2'b00 = Divide by 1 2'b01 = Divide by 2 2'b10 = Divide by 4 2'b11 = Not supported
`rate_switch_out[1:0]`	Output	This signal is available when you select data rate division in transmitter mode. You can read the existing local divider settings of a transmitter channel at this port. The decoding for this signal is listed below: 2'b00 = Division of 1 2'b01 = Division of 2 2'b10 = Division of 4 2'b11= Not supported
`logical_tx_pll_sel`	Input	At this port you specify the identity of the transmitter PLL you want to reconfigure. You can also specify the identity of the transmitter PLL that you want the transceiver channel to listen to. When you enable this signal, the value set at this signal overwrites the `logical_tx_pll` value contained in the **.mif**. The value at this port must be held at a constant logic level until reconfiguration is done.
`logical_tx_pll_sel_en`	Input	If you want to use the `logical_tx_pll_sel` port only under some conditions and use the `logical_tx_pll` value contained in the **.mif** otherwise, enable this optional `logical_tx_pll_sel_en` port. Only when `logical_tx_pll_sel_en` is enabled and set to **1** does the dynamic reconfiguration controller use `logical_tx_pll_sel` to identify the transmitter PLL. The value at this port must be held at a constant logic level until reconfiguration is done.
`channel_reconfig_done`	Output	This signal goes high to indicate that the dynamic reconfiguration controller has finished writing all the words of the **.mif**. The `channel_reconfig_done` signal is automatically de-asserted at the start of a new dynamic reconfiguration write sequence. This signal is applicable only in channel and CMU PLL reconfiguration and channel reconfiguration with transmitter PLL select modes.

Table 2–10. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 12 of 12) *(Note 3)*, *(4)*

Port Name	Input/ Output	Description
aeq_fromgxb[7:0]	Input	The width of this signal depends on the number of channels controlled by the ALTGX_RECONFIG instance. For example, if you select the total number of channels controlled by the ALTGX_RECONFIG instance as follows: 1 ≤ Channels ≤ 4, then the input port `reconfig_fromgxb` = 8 bits 5 ≤ Channels ≤ 8, then the input port `reconfig_fromgxb` = 16 bits 9 ≤ Channels ≤ 12, then the input port `reconfig_fromgxb` = 24 bits This signal is available only when you enable the **AEQ control** option. You must connect this signal between the ALTGX_RECONFIG and ALTGX instances when using AEQ control.
aeq_togxb	Output	The width of this signal depends on the number of channels controlled by the ALTGX_RECONFIG instance. For example, if you select the total number of channels controlled by ALTGX_RECONFIG instance as follows: 1 ≤ Channels ≤ 4, then the input port `reconfig_fromgxb` = 24 bits 5 ≤ Channels ≤ 8, then the input port `reconfig_fromgxb` = 48 bits 9 ≤ Channels ≤ 12, then the input port `reconfig_fromgxb` = 64 bits This signal is available only when you enable the **AEQ control** option. You must connect this signal between the ALTGX_RECONFIG and ALTGX instances when using AEQ control.

Notes to Table 2–10:

(1) Not all combinations of the input bits are legal values.

(2) In PCIe (PIPE) mode, this input must be tied to 001 to be PCIe-compliant.

(3) For the various dynamic reconfiguration controller input and output ports and the software settings, refer to the *HardCopy IV GX ALTGX_RECONFIG Megafunction User Guide* chapter.

(4) For the various transceiver input and output ports and the software settings, refer to the *ALTGX Transceiver Setup Guide* chapter.

Error Indication During Dynamic Reconfiguration

The ALTGX_RECONFIG MegaWizard Plug-In Manager provides an error status signal when you select the **Enable illegal mode checking** option or the **Enable self recovery** option in the **Error checks/data rate switch** screen. The conditions under which the error signal is asserted are:

- **Enable illegal mode checking option**—When you select this option, the dynamic reconfiguration controller checks whether an attempted operation falls under one of the conditions listed below. The dynamic reconfiguration controller detects these conditions within two `reconfig_clk` cycles, de-asserts the `busy` signal, and asserts the error signal for two `reconfig_clk` cycles.
  - PMA controls, read operation—None of the output ports (`rx_eqctrl_out`, `rx_eqdcgain_out`, `tx_vodctrl_out`, `tx_preemp_0t_out`, `tx_preemp_1t_out`, and `tx_preemp_2t_out`) are selected in the ALTGX_RECONFIG instance and the `read` signal is asserted.
  - PMA controls, write operation—None of the input ports (`rx_eqctrl`, `rx_eqdcgain`, `tx_vodctrl`, `tx_preemp_0t`, `tx_preemp_1t`, and `tx_preemp_2t`) are selected in the ALTGX_RECONFIG instance and the `write_all` signal is asserted.
  - **TX Data Rate Switch using Local Divider-read operation** option—The read transaction is valid only for data rate division in transmitter mode
  - **TX Data Rate Switch using Local Divider-write operation with unsupported value** option:
    - The `rate_switch_ctrl` input port is set to **11**
    - The `reconfig_mode_sel` input port is set to **3** (if other reconfiguration mode options are selected in the **Reconfiguration settings** screen)
    - The `write_all` is asserted
  - **TX Data Rate Switch using Local Divider-write operation without input port** option:
    - The `rate_switch_ctrl` input port is not used
    - The `reconfig_mode_sel` port is set to **3** (if other reconfiguration mode options are selected in the **Reconfiguration settings** screen)
    - The `write_all` is asserted
  - **TX Data Rate Switch using Local Divider- read operation without output port** option:
    - The `rate_switch_out` output port is not used
    - The `reconfig_mode_sel` port is set to **3** (if other reconfiguration mode options are selected in the **Reconfiguration settings** screen)
    - The `read` is asserted
  - **Channel and/or TX PLL reconfig/select-read operation** option:
    - The `reconfig_mode_sel` input port is set to **4**, **5**, **6, or 7**
    - The `read` signal is asserted
  - **Adaptive Equalization** option—read operation:
    - `reconfig_mode_sel` input port is set to 7, 8, 9, or 10
    - read signal is asserted

- **Enable self recovery** option—When you select this option, the controller automatically recovers if the operation did not complete within the expected time. The error signal is driven high whenever the controller performs a self recovery.

Dynamic Reconfiguration Duration

Dynamic reconfiguration duration is the number of cycles the `busy` signal is asserted when the dynamic reconfiguration controller performs write transactions, read transactions, or offset cancellation of the receiver channels.

PMA Controls Reconfiguration Duration

The following section contains an estimate of the number of `reconfig_clk` clock cycles the `busy` signal is asserted during PMA controls reconfiguration using Method 1, Method 2, or Method 3. For more information, refer to "Dynamically Reconfiguring PMA Controls" on page 2–10.

PMA Controls Reconfiguration Duration When Using Method 1

The `logical_channel_address` port is used in Method 1. The write transaction and read transaction duration is as follows:

Write Transaction Duration

For writing values to the following PMA controls, the `busy` signal is asserted for 260 `reconfig_clk` clock cycles for each of these controls:

- `tx_preemp_1t` (pre-emphasis control first post-tap)
- `tx_vodctrl` (voltage output differential)
- `rx_eqctrl` (equalizer control)
- `rx_eqdcgain` (equalizer DC gain)

For writing values to the following PMA controls, the `busy` signal is asserted for 520 `reconfig_clk` clock cycles for each of these controls:

- `tx_preemp_0t` (pre-emphasis control pre-tap)
- `tx_preemp_2t` (pre-emphasis control second post-tap)

Read Transaction Duration

For reading the existing values of the following PMA controls, the `busy` signal is asserted for 130 `reconfig_clk` clock cycles for each of these controls. The `data_valid` signal is then asserted after the `busy` signal goes low.

- `tx_preemp_1t_out` (pre-emphasis control first post-tap)
- `tx_vodctrl_out` (voltage output differential)
- `rx_eqctrl_out` (equalizer control)
- `rx_eqdcgain_out` (equalizer DC gain)

For reading the existing values of the following PMA controls, the `busy` signal is asserted for 260 `reconfig_clk` clock cycles for each of these controls. The `data_valid` signal is then asserted once the `busy` signal goes low.

- tx_preemp_0t_out (pre-emphasis control pre-tap)
- tx_preemp_2t_out (pre-emphasis control second post-tap)

PMA Controls Reconfiguration Duration When Using Method 2 or Method 3

The logical_channel_address port is not used in Method 2 and Method 3. The write transaction duration and read transaction duration are as follows:

Write Transaction Duration

For writing values to the following PMA controls, the busy signal is asserted for 260 reconfig_clk clock cycles per channel for each of these controls:

- tx_preemp_1t (pre-emphasis control first post-tap)
- tx_vodctrl (voltage output differential)
- rx_eqctrl (equalizer control)
- rx_eqdcgain (equalizer DC gain)

For writing values to the following PMA controls, the busy signal is asserted for 520 reconfig_clk clock cycles per channel for each of these controls:

- tx_preemp_0t (pre-emphasis control pre-tap)
- tx_preemp_2t (pre-emphasis control second post-tap)

Read Transaction Duration

For reading the existing values of the following PMA controls, the busy signal is asserted for 130 reconfig_clk clock cycles per channel for each of these controls. The data_valid signal is then asserted after the busy signal goes low.

- tx_preemp_1t_out (pre-emphasis control first post-tap)
- tx_vodctrl_out (voltage output differential)
- rx_eqctrl_out (equalizer control)
- rx_eqdcgain_out (equalizer DC gain)

For reading the existing values of the following PMA controls, the busy signal is asserted for 260 reconfig_clk clock cycles per channel for each of these controls. The data_valid signal is then asserted after the busy signal goes low.

- tx_preemp_0t_out (pre-emphasis control pre-tap)
- tx_preemp_2t_out (pre-emphasis control second post-tap)

Offset Cancellation Duration

When the device powers up, the busy signal remains low for the first reconfig_clk clock cycle. Offset cancellation control is only for the receiver channels. The ALTGX_RECONFIG instance takes approximately 18,307 reconfig_clk clock cycles per channel for **Receiver only** and **Receiver and Transmitter** channels. It takes approximately 877 reconfig_clk clock cycles per channel for **Transmitter only** channels to determine if the channel under reconfiguration is a receiver channel or not. The ATLGX_RECONFIG requires an additional 130,000 clock cycles for these values to take effect. The ALTGX_RECONFIG instance takes approximately two reconfig_clk clock cycles per channel for the unused logical channels.

To demonstrate offset cancellation duration, consider the following example:

- One ALTGX_RECONFIG instance is connected to two ALTGX instances.
- ALTGX Instance 1 has one **Transmitter only** channel (logical_channel_address = 0)
- ALTGX Instance 2 has one **Receiver only** channel (logical_channel_address = 4)

For this example, the ALTGX_RECONFIG instance consumes the following number of reconfig_clk clock cycles for offset cancellation:

- 877 cycles for the **Transmitter only** channel
- 18,307 cycles for the **Receiver only** channel
- 2 cycles each for non-existent channels with logical_channel_addresses = 1, 2, and 3. 130,000 cycles as a baseline for the values to take affect.

The offset cancellation duration for the ALTGX_RECONFIG instance to reconfigure the **Transmitter only** channel, **Receiver only** channel, non-existent logical channels 1, 2, and 3 = 149190 cycles (877 + 18307 + 6 + 130000).

Dynamic Reconfiguration Duration for Channel and Transmitter PLL Select/Reconfig Modes

Table 2–11 lists the number of reconfig_clk clock cycles it takes for the dynamic reconfiguration controller to reconfigure various parts of the transceiver channel and CMU PLL.

Table 2–11. Dynamic Reconfiguration Duration for Transceiver Channel and CMU PLL Reconfiguration

Transceiver Portion Under Reconfiguration	Number of reconfig_clk Clock Cycles
Transmitter channel reconfiguration	1,518 clock cycles
Receiver channel reconfiguration	5,255 clock cycles
Transmitter and receiver channel reconfiguration	6,762 clock cycles
CMU PLL only reconfiguration	863 clock cycles
Transmitter channel and CMU PLL reconfiguration	2,370 clock cycles
Transceiver channel and CMU PLL reconfiguration	7,614 clock cycles
CCU reconfiguration	925 clock cycles

Functional Simulation of the Dynamic Reconfiguration Process

This section describes the points to be considered during functional simulation of the dynamic reconfiguration process.

- You must connect the ALTGX_RECONFIG instance to the ALTGX_instance/ALTGX instances in your design for functional simulation.
- The functional simulation uses a reduced timing model of the dynamic reconfiguration controller. The duration of the offset cancellation process is 16 `reconfig_clk` clock cycles for functional simulation only.
- The `gxb_powerdown` signal must not be asserted during the offset cancellation sequence (for functional simulation and silicon).

Document Revision History

Table 2–12 shows the revision history for this document.

Table 2–12. Document Revision History

Date	Version	Changes
March 2012	2.1	■ Updated the "Channel and CMU PLL Reconfiguration Mode Details" section. ■ Updated Table 2–5.
January 2011	2.0	This document was rewritten for the Quartus II software 10.1.
April 2010	1.0	Initial release.