

# HardCopy II Device Handbook, Volume 1



101 Innovation Drive San Jose, CA 95134 www.altera.com

Copyright © 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. Mentor Graphics and ModelSim are registered trademarks of Mentor Graphics Corporation. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ii Altera Corporation

I.S. EN ISO 9001

# **Contents**



Chapter Revision Dates	vii
About this Handbook  How to Contact Altera  Typographic Conventions	ix
Section I. HardCopy II Device Family Data Sheet	
Revision History	1–1
Chapter 1. Introduction to HardCopy II Devices	
Introduction	1 1
Feature Overview	
Migration and Packaging Overview	
Document Revision History	
Chapter 2. Description, Architecture, and Features  Introduction	2–2 2–4
HCells	
Embedded Memory	
PLLs and Clock Networks	
Enhanced and Fast PLLs	
I/O Structure and Features	
General Purpose IOE	
Memory Interface IOE	
High-Speed IOE	
Power-Up Modes	
Document Revision History	
Chapter 3. Boundary-Scan Support	
IEEE Std. 1149.1 (JTAG) Boundary-Scan Support	3–1
Boundary-Scan Test (BST) on HardCopy II Devices	
Document Revision History	

Altera Corporation iii

Chapter 4. DC and Switching Specifications and Operating Conditions	
Introduction	4–1
Absolute Maximum Ratings	4–1
Recommended Operating Conditions	4–2
DC Electrical Characteristics	4–3
I/O Standard Specifications	4–4
Bus Hold Specifications	4–18
On-Chip Termination Specifications	4–19
Pin Capacitance	4–21
Maximum Input Clock Rates	4–22
Maximum Output Clock Rates	4–25
HighSpeed I/O Specifications	4–35
PLL Timing Specifications	
External Memory Interface Specifications	4–42
Hot Socketing	4–45
Electrostatic Discharge	
Document Revision History	
Chapter 5. Quartus II Support for HardCopy II Devices	
HardCopy II Device Support	
HardCopy II Design Benefits	
Quartus II Features for HardCopy II Planning	
HardCopy II Development Flow	
Designing the Stratix II FPGA First	5–4
Designing the HardCopy II Device First	5–6
HardCopy II Device Resource Guide	5–7
HardCopy II Companion Device Selection	
HardCopy II Recommended Settings in the Quartus II Software	5–12
Limit DSP and RAM to HardCopy II Device Resources	5–12
Enable Design Assistant to Run During Compile	
Timing Settings	
Constraints for Clock Effect Characteristics	5–15
Quartus II Software Features Supported for HardCopy II Designs	5–17
Performing ECOs with Change Manager and Chip Planner	
Migrating One-to-One Changes	
Migrating Changes that must be Implemented Differently	
Changes that Cannot be Migrated	
Overall Migration Flow	
Preparing the Revisions	
Applying ECO Changes	
Formal Verification of Stratix II and HardCopy II Revisions	5–24
HardCopy II Utilities Menu	
Companion Revisions	
Compiling the HardCopy II Companion Revision	
Comparing HardCopy II and Stratix II Companion Revisions	
Generate HardCopy II Handoff Report	
Archive Hard Copy II Handoff Files	

iv Altera Corporation

HardCopy II Advisor	5–30
HardCopy II Floorplan View	
Conclusion	5–34
Document Revision History	5–35
Chapter 6. Script-Based Design for HardCopy II Devices	
Introduction	6–1
Tcl Support in the Quartus II Software	
Interactive Tcl Shell	
Command-Line Processing	
The HardCopy II Design Flow	
Creating a New Project	
Creating a Stratix II Prototype Project	
Opening a Project	
Closing a Project	6–9
New Project Éxample Script	6–10
Making Global Assignments	
Initializing a HardCopy II Design	6–11
The Design Assistant	
Example Tcl Script for Making Global Assignments	6–16
Pin Assignments	
Setting I/O Type and Parameters	
I/O Assignment Example Script	
Assigning Timing Constraints	
Planning Design Timing Constraints	
Specifying System Clocks	
Input/Output Timing	
Creating Timing Exceptions	
Example of TimeQuest SDC Constraints	
Example of Classic Timing Analyzer Tcl Script	
Compiling the Stratix II Prototype Design	
Compiling the HardCopy II Design	
Understanding Report Files	6–28
Comparing FPGA and HardCopy Revisions	
Performing Static Timing Analysis	
Static Timing Analysis in the Quartus II Software	
Static Timing Analysis in Primetime	6–31
HardCopy II Example Tcl Script	
Top-Level Example Script demo_design.tcl	6–32
Global Assignments Script global_assignments.tcl	6–33
Pin Assignments Script pin_assignments.tcl	
TimeQuest Constraint File demo_design.sdc	6–34
Timing Assignments Script timing_assignments.tcl	
Summary	
Document Revision History	6–36

Altera Corporation v

Chapter 7. Timing Constraints for HardCopy II Devices	
Introduction	7–1
HardCopy II versus Stratix II Timing	7–2
Internal Register-to-Register Timing	
I/O Path Timing	7–4
Clock Distribution Effects	
PLL Characteristics	
HardCopy II Timing Closure Methodology	7–5
HardCopy II Timing Closure Flow	
Using the TimeQuest Timing Analyzer	
Using Classic Timing Analyzer	
Quartus II Timing Related Checks and Settings	
Constraining Timing of HardCopy Series Devices	
Clock Definitions	
Primary Input Port Timing	7–17
Primary Output Port Timing	
Unsupported HardCopy II Timing Constraints for Classic Timing Analyzer	7–21
Conclusion	
Document Revision History	
Observation O. Millionation Observation II Devices Described to the old Committee of the old	
Chapter 8. Migrating Stratix II Device Resources to HardCopy II Devices  Stratix II and HardCopy II Migration Options	0 1
I/O Support and Planning	
HardCopy II I/O Banks	
User I/O Count Per IOE Type and Bank Location	
HardCopy II Supported I/O Standards	
External Memory Interface Support	
LVDS, SERDES, and DPA Compatibility	
Programmable Drive Strength Support	
On-Chip Termination	
On-Chip Series Termination	
On-Chip Series Termination without Calibration	8_18
On-Chip Series Termination with Calibration	8_10
Differential I/O Termination	
Stratix II and HardCopy II Companion Memory Blocks	
M512 Options	
M4K Utilization	
M-RAM Compatibility	
PLL Planning and Utilization	
Global and Local Signals	
Stratix II ALM Adaptation into HardCopy II Logic	
HardCopy II DSP Implementation from Stratix II DSP Blocks	8_33
JTAG BST and Extended Functions	
Power Up and Configuration Compatibility	
Conclusion	
More Information	
Document Revision History	

vi Altera Corporation



# **Chapter Revision Dates**

The chapters in this book, *HardCopy Series Handbook*, *Volume 1*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1. Introduction to HardCopy II Devices

Revised: September 2008 Part number: H51015-2.6

Chapter 2. Description, Architecture, and Features

Revised: September 2008 Part number: H51016-2.5

Chapter 3. Boundary-Scan Support

Revised: September 2008 Part number: H51017-2.4

Chapter 4. DC and Switching Specifications and Operating Conditions

Revised: September 2008 Part number: H51018-3.3

Chapter 5. Quartus II Support for HardCopy II Devices

Revised: September 2008 Part number: H51022-2.5

Chapter 6. Script-Based Design for HardCopy II Devices

Revised: September 2008 Part number: H51025-1.3

Chapter 7. Timing Constraints for HardCopy II Devices

Revised: September 2008 Part number: H51028-2.2

Chapter 8. Migrating Stratix II Device Resources to HardCopy II Devices

Revised: September 2008 Part number: H51024-1.4

Altera Corporation vii

viii Altera Corporation



# **About this Handbook**

This handbook provides comprehensive information about the Altera® HardCopy® devices.

## How to Contact Altera

For the most up-to-date information about Altera products, refer to the following table.

Contact	Contact Method	Address
Technical support	Website	www.altera.com/support/
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Altera literature services	Email	literature@altera.com
Non-technical (General)	Email	nacomp@altera.com
(SoftwareLicensing)	Email	authorization@altera.com

#### Note to table:

(1) You can also contact your local Altera sales office or sales representative.

# Typographic Conventions

This document uses the typographic conventions shown below.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <b>Save As</b> dialog box.
bold type	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: f <sub>MAX</sub> , \qdesigns directory, d: drive, chiptrip.gdf file.
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: AN 75: High-Speed Board Design.

Altera Corporation ix

Visual Cue	Meaning
Italic type	Internal timing parameters and variables are shown in italic type. Examples: $t_{P A}$ , $n+1$ .
	Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <file name="">, <pre>, <pre>, <pre>cproject name&gt;.pof</pre> file.</pre></pre></file>
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.
"Subheading" Title"	References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."
Courier type	Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn.
	Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.
•••	Bullets are used in a list of items when the sequence of the items is not important.
✓	The checkmark indicates a procedure that consists of one step only.
	The hand points to information that requires special attention.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or the user's work.
A	A warning calls attention to a condition or possible situation that can cause injury to the user.
4	The angled arrow indicates you should press the Enter key.
•••	The feet direct you to more information on a particular topic.

x Altera Corporation



# Section I. HardCopy II Device Family Data Sheet

This section provides designers with the data sheet specifications HardCopy® II devices. These cpaters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operationg conditions, AC timing parameters, a reference to power consumption, and ordering information for HardCopy II devices.

This section contains the following:

- "Introduction to HardCopy II Devices" on page 1–1
- "Description, Architecture, and Features" on page 2–1
- "Boundary-Scan Support" on page 3–1
- "DC and Switching Specifications and Operating Conditions" on page 4–1
- "Quartus II Support for HardCopy II Devices" on page 5–1
- "Script-Based Design for HardCopy II Devices" on page 6–1
- "Timing Constraints for HardCopy II Devices" on page 7–1
- "Migrating Stratix II Device Resources to HardCopy II Devices" on page 8–1

### **Revision History**

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.

Altera Corporation Section I–1

Section I–2 Altera Corporation



## 1. Introduction to HardCopy II Devices

H51015-2.6

### Introduction

HardCopy® II devices are low-cost, high-performance structured ASICs with pin-outs, densities, and architecture that complement Stratix® II devices. HardCopy II device features, such as phase-locked loops (PLLs), memory, and I/O elements (IOEs), are functionally and electrically equivalent to the Stratix II FPGA features. The combination of Stratix II FPGAs for in-system prototype and design verification, HardCopy II devices for high-volume production, and the Quartus® II software for design, provide a complete, low-risk design solution.

HardCopy II devices improve on the successful and proven methodology of the two previous generations of HardCopy series devices. Altera® HardCopy II devices use the same base arrays across multiple designs for a given device density and are customized using only two metal layers. HardCopy II devices offer up to 90% cost reduction compared to Stratix II FPGA prototypes.

The Quartus II software provides a complete set of tools, common for both designing Stratix II FPGA prototypes and for quickly migrating the design to a HardCopy II companion device. HardCopy II devices are also supported through other front-end design tools from Synopsys, Synplicity, and Mentor Graphics<sup>®</sup>.

## Feature Overview

HardCopy II structured ASICs are manufactured on a 1.2 V, 90 nm all-layer-copper metal fabrication process (up to nine layers of metal). HardCopy II devices offer the following features:

- Fine-grained *HCell* architecture resulting in a low-cost, high-performance, low-power structured ASIC
- Customized using only two metal layers for fast turn-around times and low non-recurring expenses (NRE)
- Fully tested prototypes are available in approximately 10 to 12 weeks from the date of your design submission
- Support for instant-on or instant-on-after-50-ms power-up modes
- Preserves the design functionality of a Stratix II FPGA prototype
- 1,000,000 to 3,600,000 usable gates for both logic and DSP functions

- System performance up to 350 MHz
- Up to 50% power reduction (dynamic and static) for typical designs compared to Stratix II FPGA prototypes

The actual performance and power consumption improvements mentioned in this datasheet are design-dependent.

- Internal Memory
  - Up to 8,847,360 RAM bits available (including parity bits)
  - True dual-port memory, suitable for use in first-in-first-out (FIFO) buffers
- Phase-Locked Loops (PLLs)
  - Up to 16 global clocks with 24 clocking resources per device region
  - Clock control block supports dynamic clock network enable/disable and dynamic global clock network source selection
  - Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device which provide identical features as the FPGA counterparts, including spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, advanced multiplication, and phase shifting
- I/O Standards and Intellectual Property (IP)
  - Support for numerous single-ended and differential I/O standards such as LVTTL, LVCMOS, PCI, PCI-X, SSTL, HSTL, and LVDS
  - High-speed differential I/O support on up to 116 channels with dynamic phase alignment (DPA) circuitry for 1-Gigabit-per-second (Gbps) performance
  - Support for high-speed networking and communications bus standards including Parallel RapidIO, SPI-4 Phase 2 (POS-PHY Level 4), HyperTransport™ technology, and SFI-4
  - Support for high-speed external memory, including DDR and DDR2 SDRAM, RLDRAM II, QDRII SRAM, and SDR SDRAM
  - Support for multiple intellectual property megafunctions from Altera MegaCore<sup>®</sup> functions, and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- Packaging
  - Pin-compatible with Stratix II FPGA prototypes
  - Up to 951 user I/O pins available
  - Available in wire bond and flip-chip space-saving FineLine BGA packages (Table 1–3).

The HardCopy II device family consists of five devices. Table 1–1 summarizes the features available in the HardCopy II devices.

Table 1–1. HardCopy II Device Family Features					
Feature	HC210W (1)	HC210	HC220	HC230	HC240
ASIC equivalent gates (2)	1,000,000	1,000,000	1,900,000	2,900,000	3,600,000
M4K RAM blocks (4 Kbits plus parity)	190	190	408	614	768 (3)
M-RAM blocks (512 Kbits plus parity)	0	0	2	6	9
Total RAM bits (including parity bits)	875,520	875,520	3,059,712	6,368,256	8,847,360
Enhanced PLLs	2	2	2	4	4
Fast PLLs	2	2	2	4	8
Maximum user I/O pins (4), (5)	308	334	494	698	951

#### Notes to Table 1-1:

- (1) HC210W devices are in a wire bond package. All other HardCopy II devices and Stratix II FPGAs use a flip-chip package. Devices in a wire bond package offer different performance and signal integrity characteristics compared to devices in a flip-chip package.
- (2) This is the number of ASIC equivalent gates available in the HardCopy II base array, shared between both adaptive logic module (ALM) logic and DSP functions from a Stratix II FPGA prototype. Each Stratix II adaptive logic module (ALM) is equal to approximately 30 ASIC equivalent gates. The number of ASIC equivalent gates usable is bounded by the number of ALMs in the companion Stratix II FPGA device.
- (3) Total number of usable M4K blocks is 768, which allows migration compatibility when prototyping with an EP2S180 device. This may be different from the Quartus II software total physical M4K count of the HC240.
- (4) The I/O pin counts include the dedicated CLK input pins, which can be used for clock signals or data inputs.
- (5) The Quartus II I/O pin counts include an additional pin (PLLENA), which is not available as a general-purpose I/O pin. The PLLENA pin can only be used to enable the PLLs.

## Migration and Packaging Overview

HardCopy II devices offer pin-to-pin compatibility to the Stratix II prototype, which makes them drop-in replacements for the FPGAs. Therefore, the same system board and software developed for prototyping and field trials can be retained, enabling the fastest time-to-market for high-volume production. When migrating a specific Stratix II FPGA to a HardCopy II device, there are a number of FPGA prototype choices, as shown in Table 1–2. Depending on the design resource needs, designers can choose an appropriate HardCopy II device.

Table 1–2. Stratix II FPGA to HardCopy II Migration Paths						
HardCopy II	Darlore	Stratix II Device				
Device	Package	EP2S30 EP2S60 EP2S90 EP2S130 E				EP2S180
HC210W	484-pin FineLine BGA (1)	<b>✓</b>	<b>✓</b>	<b>√</b> (2)		
HC210	484-pin FineLine BGA	✓	✓	<b>√</b> (2)		
HC220	672-pin FineLine BGA		<b>✓</b>			
HC220	780-pin FineLine BGA			<b>✓</b>	<b>√</b> (2)	
HC230	1,020-pin FineLine BGA			<b>✓</b>	<b>✓</b>	<b>√</b> (2)
HC240	1,020-pin FineLine BGA					<b>✓</b>
HC240	1,508-pin FineLine BGA					<b>✓</b>

#### Notes to Table 1-2:

- The HC210W device uses a wire bond package while the Stratix II FPGA prototype device uses a pin-compatible flip-chip package.
- (2) Depending on design specific resource utilization, an opportunistic migration path may exist between this device pair. Be sure to confirm your design is a potential candidate for such a path by fitting with the Quartus II software and consulting an Altera applications engineer.

HardCopy II devices are available in the packages shown in Table 1–3.

Table 1–3. HardCopy II Package Options and I/O Pin Counts     Notes (1), (2)						
Package	484-Pin FineLine BGA (3)	484-Pin FineLine BGA (3)	672-Pin FineLine BGA	780-Pin FineLine BGA	1,020-Pin FineLine BGA	1,508-Pin FineLine BGA
Туре	Wire bond	Flip-chip	Flip-chip	Flip-chip	Flip-chip	Flip-chip
Dimension						•
Pitch (mm)	1.00	1.00	1.00	1.00	1.00	1.00
Area (mm²)	529	529	729	841	1,089	1,600
Length × width (mm × mm)	23 × 23	23 × 23	27 × 27	29 × 29	33 × 33	40 × 40
Device			Maximum U	lser I/O Pins		
HC210W	308					
HC210		334				
HC220			492	494		
HC230					698	
HC240					742	951

#### *Notes to Table 1–3:*

- (1) The Quartus II I/O pin counts include an additional pin (PLLENA) which is not available as a general-purpose I/O pin. The PLLENA pin can only be used to enable the PLLs.
- (2) The I/O pin counts include the dedicated CLK input pins, which can be used for clock signals or data inputs.
- (3) The EP2S90 FPGA prototype uses a 484-pin hybrid FineLine BGA package. For more information, refer to the Stratix II Device Handbook.

# Document Revision History

Table 1–4 shows the revision history for this chapter.

Table 1–4. Document Revision History (Part 1 of 2)				
Date and Document Version	Changes Made	Summary of Changes		
September 2008, v2.6	Updated chapter number and metadata.	_		
June 2007, v2.5	Minor text edits.	_		

Table 1–4. Document Revision History (Part 2 of 2)					
Date and Document Version	Changes Made	Summary of Changes			
December 2006 v2.4	<ul> <li>Minor updates for the Quartus II software version 6.1.0</li> <li>Merged Table 1-3 and Table 1-4</li> <li>Added revision history</li> </ul>	A minor update to the chapter, due to changes in the Quartus II software version 6.1 release.  Merged Table 1-3 and Table 1-4.			
March 2006, v2.3	<ul><li>Updated Table 1-1 and Table 1-3.</li><li>Minor edits and clarifications throughout.</li></ul>				
October 2005, v2.2.	Updated graphics				
July 2005, v2.2.	Updated graphics				
May 2005, v2.0	<ul> <li>Updated Table 1–1.</li> <li>Updated migration process time.</li> <li>Updated "Features" section.</li> </ul>				
January 2005 v1.0	Added document to the HardCopy Series Handbook.				



# 2. Description, Architecture, and Features

H51016-2.5

### Introduction

Altera® HardCopy® II devices feature an architecture that provides high-density, high-performance, and low-power consumption suitable for a variety of applications. HardCopy II devices are low-cost structured ASICs with pin-outs, densities, and architecture that complement Stratix® II FPGAs. HardCopy II devices make optimal use of die area and core resources while offering features that are functionally equivalent to the Stratix II FPGA. The combination of Stratix II FPGAs for in-system prototype and design verification, HardCopy II devices for high-volume production, and the Quartus® II design software, provide a complete, seamless path from prototype to volume production. Table 2–1 provides an overview of the HardCopy II device features.

Table 2–1. HardCopy II Family Overview (Part 1 of 2)										
Feature	HC210W (1)	HC210	HC220	HC230	HC240					
ASIC gates (2)	1,000,000	1,000,000	1,900,000	2,900,000	3,600,000					
M4K RAM blocks (4k bits plus parity)	190	190	408	614	768 (3)					
M-RAM blocks (512k bits plus parity)	0	0	2	6	9					
Total RAM bits (including parity bits)	875,520	875,520	3,059,712	6,368,256	8,847,360					
Enhanced PLLs	2	2	2	4	4					
Fast PLLs	2	2	2	4	8					
Package (maximum user I/O pins) (4), (5)	484-pin FineLine BGA (308)	484-pin FineLine BGA (334)	672-pin FineLine BGA (492) 780-pin FineLine BGA (494)	1,020-pin FineLine BGA (698)	1,020-pin FineLine BGA (742) 1,508-pin FineLine BGA (951)					

Table 2–1. HardCopy II Family Overview (Part 2 of 2)									
Feature	HC210W (1)	HC210	HC220	HC230	HC240				
FPGA prototype options	EP2S30 EP2S60 EP2S90	EP2S30 EP2S60 EP2S90	EP2S60 EP2S90 EP2S130	EP2S90 EP2S130 EP2S180	EP2S180				

Notes to Table 2-1:

- HC210W devices use a wire bond package. All other HardCopy II devices and Stratix II FPGAs use a flip-chip
  package. Devices in a wire bond package offer different performance and signal integrity characteristics compared
  to devices in a flip-chip package.
- (2) This is the number of ASIC gates available in the HardCopy II base array for both logic and DSP functions that can be implemented in a Stratix II FPGA prototype.
- (3) Total number of usable M4K blocks is 768, which allows migration compatibility when prototyping with an EP2S180 device. This may be different from the Quartus II software total physical M4K count of the HC240.
- (4) The I/O pin counts include the dedicated clock input pins, which can be used for clock signals or data inputs.
- (5) The Quartus II I/O pin counts include an additional pin (PLLENA), which is not available as a general-purpose I/O pin. The PLLENA pin can only be used to enable the PLLs.

# Functional Description

The HardCopy II device family provides greater flexibility to design with FPGA prototypes before moving to structured ASICs for production. Before seamlessly migrating to the HardCopy II structured ASIC, designers can prototype and test their design functionality using a Stratix II FPGA. There are multiple options for the prototype FPGA, allowing designers to choose the right HardCopy II device for volume production and maximum cost savings. The Quartus II design software includes features such as the Device Resource Guide, to help select the optimal HardCopy II device based on the design requirements.



For more information on the Device Resource Guide, refer to the *Quartus II Support for HardCopy II Devices* chapter in the *HardCopy Series Handbook*.

HardCopy II devices require minimal involvement from the designer in the device migration process. Additionally, unlike ASICs, the designer is not required to generate test benches, test vectors, or timing and functional simulations since prototyping is performed using an FPGA.

HardCopy II devices consist of base arrays that are common to all designs for a particular device density, with design-specific customization done using two metal layers. The reprogrammable FPGA logic, routing, memory, and FPGA configuration-related logic are stripped from HardCopy II devices. Removing all programmable and configuration resources and replacing them with direct metal connections results in considerable die size reduction and cost savings. A fine-grain architecture consisting of an array of HCells extends the die reduction and cost

savings, which results in low-cost structured ASICs with high-performance and low-power suitable for a wide variety of applications.

The SRAM configuration cells of the Stratix II FPGAs are replaced in HardCopy II devices with metal connections, which define the function of logic, memory, phase-locked loop (PLL), and I/O elements (IOEs) in the device. These resources are interconnected using metallization layers. Once a HardCopy II device is manufactured, the functionality of the device is fixed.

HardCopy II devices are manufactured using the same 90-nm process technology and operate using the same core voltage (1.2 V) as Stratix II FPGAs. Additionally, almost all architectural features in HardCopy II devices are functionally equivalent to features found in the Stratix II FPGA architecture. HardCopy II devices feature HCells, memory blocks, PLLs, and IOEs (Figure 2–1).




Figure 2–1. Example Block Diagram of HC230 Device Note (1)

Note to Figure 2–1:

(1) Figure 2–1 shows a graphical representation of the device floor plan. A detailed floor plan is available in the Quartus II software.

## HardCopy II and Stratix II Similarities and Differences

HardCopy II devices preserve the functionality of Stratix II FPGAs. Implementation of these architectural features in HardCopy II structured ASICs matches Stratix II FPGA implementation, with a few exceptions. Table 2–2 shows a qualitative comparison of HardCopy II device feature implementation versus Stratix II FPGA feature implementation. Other sections within this chapter provide details on similarities and differences of a particular HardCopy II feature.

Table 2–2. HardCopy II Device vs. Stratix II FPGA Feature Implementation								
Feature	Equivalent	Different						
Logic blocks		✓						
DSP blocks		✓						
Memory	✓							
Clock networks	✓							
PLLs	✓							
I/O features	✓							
Configuration (1)		<b>✓</b>						

*Note to Table 2–2:* 

(1) HardCopy II structured ASICs do not need to be configured upon power-up.

The major similarities and differences between Stratix II FPGAs and HardCopy II devices are highlighted below:

- HardCopy II may result in a power reduction of up to 50% than an equivalent Stratix II FPGAs operating at the same frequency. Power consumption is design dependent and is a direct result of design performance and resource utilization.
- HardCopy II devices offer up to 100% performance improvement when compared to Stratix II FPGA prototypes. The performance improvement is achieved by efficient use of logic blocks, metal interconnect optimization, die size reduction, and customized signal buffering.
- Logic blocks, known as HCells, are the basic building block of the core logic in HardCopy II devices and replace Stratix II adaptive logic modules (ALMs). HCells implement logic and DSP functions.
- DSP block functions are implemented using HCells, instead of dedicated DSP blocks.
- M4K and M-RAM memory blocks can implement various types of memory (the same as Stratix II FPGAs), with or without parity, including true dual-port, simple dual-port, and single-port RAM, ROM, and first-in first-out (FIFO) buffers.

- Unlike Stratix II FPGAs, the HardCopy II M4K block contents cannot be pre-loaded with a Memory Initialization File (.mif) when used as RAM. When used as ROM, HardCopy II M4K blocks are initialized to the ROM contents.
- When used as RAM, and you select the non-registered output mode, HardCopy II M4K and M-RAM blocks power up with outputs unknown. In Stratix II FPGAs, M4K blocks power up with outputs cleared, while M-RAM blocks power up with outputs unknown. If registered outputs mode is selected, the outputs are cleared on both the M4K and M-RAM blocks in HardCopy II.
- The memory contents are unknown under both instances.
- All HardCopy II clock network features are the same as in Stratix II FPGAs.
- Enhanced PLL and fast PLL implementations in HardCopy II devices are the same as in Stratix II FPGAs.
- All Stratix II I/O features and supported I/O standards are offered in HardCopy II devices.
- The Joint Test Action Group (JTAG) boundary scan order and length in HardCopy II devices is different than that of the Stratix II FPGA. Use a HardCopy II boundary-scan description language (BSDL) file that describes the re-ordered and shortened boundary scan chain.
- Unlike Stratix II devices, HardCopy II devices are customized using two metal layers. Therefore, configuration circuitry is not required. FPGA configuration emulation and other configuration modes, including remote system upgrades and design security using configuration bitstream encryption, are not supported in HardCopy II devices.
- Even though configuration is not required, the CRC\_ERROR pin function is supported by the HardCopy II using Quartus II software version 6.0 and above. There is no need to recompile the Stratix II design to eliminate this feature.



Only supplementary information to highlight HardCopy II similarities and differences compared to the Stratix II FPGA architecture and functionality is provided in this chapter. For more information on similarities and differences of available resources of the HardCopy II, refer to the *Migrating Stratix II Device Resources to HardCopy II Devices* chapter of this Handbook. In addition, the *Stratix II Device Handbook* has detailed explanations of architectural features and functions that are similar to the HardCopy II devices.

### **HCells**

HardCopy II devices are built using an array of fine-grained architecture blocks called HCells. HCells are a collection of logic transistors based on 1.2 V, 90 nm process technology, similar to Stratix II devices. The construction of logic using HCells allows flexible functionality such that when HCells are combined, all viable logic combinations of Stratix II functionality are replicated. These HCells constitute the array of HCells area in Figure 2–1. Only HCells needed to implement the customer design are assembled together, which optimizes HCell utilization. The unused area of the HCell logic fabric is powered down, resulting in significant power savings compared with the Stratix II FPGA prototype.

The Quartus II software uses the library of pre-characterized HCell macros to place Stratix II ALM and DSP configurations into the HardCopy II HCell-based logic fabric. An HCell macro defines how a group of HCells are connected together within the array. HCell macros can construct all combinations of combinational logic, adder, and register functions that can be implemented by a Stratix II ALM. HCells not used for ALM configurations can be used to implement DSP block functions.

Based on design requirements, the Quartus II software will chose the appropriate HCell macros to implement the design functionality. For example, Stratix II ALMs offer flexible look-up table (LUT) blocks, registers, arithmetic blocks, and LAB-wide control signals. In HardCopy II devices, if your design requires these architectural elements, the Quartus II synthesis tool will map the design to the appropriate HCells, resulting in improved design performance compared to the Stratix II FPGA prototype.

Stratix II FPGAs have dedicated DSP blocks to implement various DSP functions. Stratix II DSP blocks consist of a multiplier block, an adder/subtractor/accumulator block, a summation block, input and output interfaces, and input and output registers. In HardCopy II devices, HCell macros implement Stratix II DSP block functionality with area efficiency and performance on par with the dedicated DSP blocks in Stratix II FPGAs.

There are eight HCell macros which implement the eight supported modes of operation for the Stratix II DSP block:

- 9 × 9 multiplier
- $9 \times 9$  two-multiplier adder ( $9 \times 9$  complex multiply)
- 9 × 9 four-multiplier adder
- 18 × 18 multiplier
- $18 \times 18$  two-multiplier adder ( $18 \times 18$  complex multiply)
- 18 × 18 four-multiplier adder
- 52-bit (18 × 18) multiplier-accumulator
- 36 × 36 multiplier

Only HCells that are required to implement the design's DSP functions are enabled. HCells not needed for DSP functions can be used for ALM configurations, which results in efficient logic usage. In addition to area management, the placement of these HCell macros allows for optimized routing and performance.

An example of efficient logic area usage can be seen when comparing the  $18 \times 18$  multiplier implementation in Stratix II FPGAs using the dedicated DSP block versus the implementation in HardCopy II devices using HCells. If the Stratix II DSP function only calls for one  $18 \times 18$  multiplier, the other three  $18 \times 18$  multipliers and the DSP block's adder output block are not used (Figure 2–2). In HardCopy II devices, the HCell-based logic fabric that is not used for DSP functions can be used to implement other combinational logic, adder, and register functions.




Figure 2-2. Stratix II DSP Block versus HardCopy II HCell 18 x 18-Bit Multiplier Implementation

HardCopy II devices support all Stratix II DSP configurations (9  $\times$  9, 18  $\times$  18, and 36  $\times$  36 multipliers) and all Stratix II DSP block features, such as dynamic sign controls, dynamic addition/subtraction, saturation, rounding, and dynamic input shift registers, except for dynamic mode switching.

Dynamic mode switching allows the designer to set up each Stratix II DSP block to dynamically switch between the following three modes:

- Up to four 18-bit independent multipliers
- Up to two 8-bit multiplier-accumulators
- One 36-bit multiplier

Each half of a Stratix II DSP block has separate mode control signals. Since DSP block functions are implemented in HardCopy II devices using HCells, HardCopy II devices do not support dynamic mode switching. If this feature is used, the Quartus II software flags the DSP implementation and does not allow you to migrate the design. The fitter reports that all HardCopy II devices are not compatible with the design. To migrate your Stratix II design to a HardCopy II companion device, disable dynamic switching in the DSP blocks.



For more information on the Stratix II DSP operational modes, refer to the *Stratix II Device Handbook*.

# Embedded Memory

HardCopy II memory blocks can implement various types of memory with or without parity, including true dual-port, simple dual-port, and single-port RAM, ROM, and FIFO buffers. HardCopy II devices support the same memory functions and features as Stratix II FPGAs.

Functionally, the memory in both devices are identical. However, the number of available memory blocks differs based on density (Table 2–3).

Table 2–3. HardCopy II Embedded Memory Resources									
Feature	HC210W	HC210	HC220	HC230	HC240				
M4K RAM blocks (4 Kbits)	190	190	408	614	768				
M-RAM blocks (512 Kbits)	0	0	2	6	9				
Total RAM bits (bits)	875,520	875,520	3,059,712	6,368,256	8,847,360				

Since device functionality is fixed in HardCopy II devices, M4K block contents cannot be preloaded or initialized with a MIF when they are configured as RAM. When the M4K blocks are used as ROM, they will initialize to the design's ROM contents.

When using the non-registered outputs mode for the HardCopy II M4K memory block, the outputs power up uninitialized. When using the registered outputs mode for the HardCopy II M4K memory blocks, the

outputs are cleared on power up. The designer needs to take these into consideration when designing logic that might evaluate the initial power-up values of the memory block.

HardCopy II embedded memory consists of M4K and M-RAM memory blocks and have a one-to-one mapping from Stratix II M4K and M-RAM resources. Table 2–4 shows the size and features of the different RAM blocks.



For more information on the Stratix II memory block features, refer to the *Stratix II Device Handbook*.

### PLLs and Clock Networks

Both HardCopy II enhanced and fast PLLs are feature rich, supporting advanced capabilities such as clock switchover, reconfigurable phase shift, PLL reconfiguration, and reconfigurable bandwidth. PLLs are used for general-purpose clock management, supporting multiplication, division, phase shifting, and programmable duty cycle. In addition, enhanced PLLs support external clock feedback mode, spread-spectrum clocking, and counter cascading. Fast PLLs offer high speed outputs to manage the high-speed differential I/O interfaces.



All Stratix II PLL features are supported by HardCopy II PLLs.

Similar to Stratix II FPGAs, HardCopy II devices also support a power-down mode where unused clock networks can be disabled. HardCopy II and Stratix II clock control blocks support dynamic selection of the input clock from up to four possible sources, giving the designer the flexibility to choose from multiple (up to four) clock sources.

Table 2-4. HardCopy II Embedded Memory Features (Part 1 of 2) Notes (1), (2), (3)								
Feature	M4K Blocks	M-RAM Blocks						
Maximum performance (1), (4)	350 MHz	350 MHz						
Total RAM bits (including parity bits)	4,608	589,824						
Configurations	4K × 1 2K × 2 1K × 4 512 × 8 512 × 9 256 × 16 256 × 18 128 × 32 128 × 36	64K × 8 64K × 9 32K × 16 32K × 18 16K × 32 16K × 36 8K × 64 8K × 72 4K × 128 4K × 144						
Parity bits	✓	✓						
Byte enable	✓	✓						
Pack mode	<b>✓</b>	✓						
Address clock enable	<b>✓</b>	✓						
Single-port memory	✓	✓						
Simple dual-port memory	✓	✓						
True dual-port memory	✓	✓						
Embedded shift register	✓							
ROM	✓							
FIFO buffer	✓	✓						
Simple dual-port mixed width support	✓	✓						
True dual-port mixed width support	✓	✓						
Memory initialization file (.mif)	Not supported, except in ROM mode	Not supported						
Mixed-clock mode	✓	✓						
Power-up condition (2)	Outputs unknown	Outputs unknown						
Register clears (3)	Output registers only	Output registers only						
Same-port read-during-write	New data available at positive clock edge	New data available at positive clock edge						
Mixed-port read-during-write	Outputs set to unknown or old data	Unknown output						

Table 2–4. HardCopy II Embedded Memory Features (Part 2 of 2) Notes (1), (2), (3)						
Feature	M4K Blocks	M-RAM Blocks				

Note to Table 2-4:

- (1) Maximum performance information is preliminary until device characterization.
- (2) The memory cells power up randomly, so reads before writes are not valid. Make sure you write to the memory location before you read it.
- (3) Even though the output register is cleared, the memory cells power up randomly. So reads before write are not valid. Make sure you write to the memory location first before reading it.
- (4) Violating the setup or hold time requirements on the address registers could corrupt the memory contents. This applies to both read and write operations.

#### **Enhanced and Fast PLLs**

The number of PLLs available differs based on density (Table 2–5).

Table 2–5. HardCopy II PLLs								
Feature HC210W HC210 HC220 HC230 HC240								
Enhanced PLLs	2	2	2	4	4			
Fast PLLs	2	2	2	4	8			

The target HardCopy II device may not support the same number of enhanced PLLs as the prototyping Stratix II FPGA. However, since HardCopy II enhanced PLLs and fast PLLs offer a similar feature set (Table 2–7 on page 2–13), a fast PLL could be used in place of an enhanced PLL. The type of PLL used in the design should be chosen using the Quartus II software to accommodate the resources available in the HardCopy II device.

Table 2–6 shows which PLLs are available in each device density. Figure 2–3 shows the location of each PLL. During the prototyping stage using the FPGA, you must select the appropriate number of enhanced and fast PLLs that will be used in your HardCopy II device. Use Table 2–6 to ensure that the FPGA prototyping design uses the same PLL resources available in the HardCopy II device.

Table 2–6. HardCopy II PLLs Available (Part 1 of 2) Note (1)												
Dovino	Fast PLLs Enhanced PLLs											
Device -	1	2	3	4	7	8	9	10	5	6	11	12
HC210W	<b>✓</b>	<b>✓</b>							<b>✓</b>	<b>✓</b>		
HC210	<b>✓</b>	<b>✓</b>							<b>✓</b>	<b>✓</b>		

Table 2–6.	Table 2–6. HardCopy II PLLs Available (Part 2 of 2) Note (1)											
Device	Fast PLLs Enhanced PLLs											
Device	1	2	3	4	7	8	9	10	5	6	11	12
HC220	<b>✓</b>	<b>✓</b>							<b>✓</b>	<b>✓</b>		
HC230	<b>✓</b>	<b>✓</b>			<b>✓</b>	<b>✓</b>			<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>
HC240	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>

*Note to Table 2–6:* 

(1) PLL performance in the HC210W device may differ from the Stratix II FPGA prototype.

CLK[3..0] 1 2 PLLSCLK 8

*Notes to Figure 2–3:* 

- (1) The PLLs may be located in the periphery or in the core of the device.
- (2) This is the die-level top view of the device and is only a graphical representation of the PLL locations.

CLK[7..4]

PLL functionality in HardCopy II devices remains the same as in Stratix II FPGA PLLs. Therefore, the HardCopy II PLLs support PLL reconfiguration (the PLL can be dynamically configured in user mode).

HardCopy II enhanced and fast PLLs support a one-to-one mapping from Stratix II PLL resources. Table 2–7 shows the features of the different PLLs. For more information on the Stratix II PLL features, refer to the Stratix II Device Handbook.

Table 2–7. HardCopy II PLL Features									
Feature	Enhanced PLL	Fast PLL							
Clock multiplication and division	$m/(n \times post-scale counter)$ (1)	$m/(n \times post-scale counter)$ (2)							
Phase shift	Down to 125-ps increments (3)	Down to 125-ps increments (3)							
Clock switchover	✓	<b>√</b> (4)							
PLL reconfiguration	✓	✓							
Reconfigurable bandwidth	✓	✓							
Spread-spectrum clocking	✓								
Programmable duty cycle	✓	✓							
Number of clock outputs per PLL (5)	6	4							
Number of dedicated external clock outputs per PLL	Three differential or six singled- ended	(6)							
Number of feedback clock inputs per PLL	1 (7)								

Notes to Table 2-7:

- (1) For enhanced PLLs, *m* and *n* range from 1 to 512 and post-scale counters range from 1 to 512 with 50% duty cycle. For non-50% duty-cycle clock outputs, post-scale counters range from 1 to 256.
- (2) For fast PLLs, *n* can range from 1 to 4. The post-scale and *m* counters range from 1 to 32. For non-50% duty-cycle clock outputs, post-scale counters range from 1 to 16.
- (3) The smallest phase shift is determined by the voltage controlled oscillator (VCO) period divided by eight. The supported phase shift range is from 125 to 250 ps. HardCopy II devices can shift all output frequencies in increments of at least 45°. Smaller degree increments are possible depending on the frequency and divide parameters. For non-50% duty cycle clock outputs post-scale counters range from 1 to 256.
- (4) HardCopy II fast PLLs only support manual clock switchover.
- (5) The clock outputs can be driven to internal clock networks or to a pin.
- (6) The PLL clock outputs of the fast PLLs can drive to any I/O pin to be used as an external clock output. For high-speed differential I/O pins, the device uses a data channel to generate the transmitter output clock (txclkout).
- (7) If the design uses external feedback input pins, you will lose one (or two, if f<sub>BIN</sub> is differential) dedicated external clock output pin.

#### **Clock Networks**

There are 16 clock pins (CLK[15..0]) in HardCopy II devices that can drive either the global- or regional-clock networks. The CLK pins can drive clock ports or data inputs.

HardCopy II devices provide 16 dedicated global-clock networks and 32 regional-clock networks; the same as in Stratix II FPGAs. These clocks are organized to provide 24 unique clock sources per device quadrant with low skew and delay. This clocking scheme provides up to 48 unique clock domains within the entire HardCopy II device. Table 2–8 lists the clock resources and features available in HardCopy II devices.

Table 2–8. Clock Network Resources and Features Available in HardCopy II Devices							
Resources and Features	Availability						
Number of global clock networks	16						
Number of regional clock networks	32						
Global clock input sources	Clock input pins, PLL outputs, logic array						
Regional clock input sources	Clock input pins, PLL outputs, logic array						
Number of unique clock sources in a quadrant	24 (16 global clocks and 8 regional clocks)						
Number of unique clock sources in the entire device	48 (16 global clocks and 32 regional clocks)						
Power-down mode	Global- and regional-clock networks, dual-regional-clock region						
Clocking regions for high fan-out applications	Quadrant region, dual-regional, entire device via global- or regional-clock networks						

HardCopy II devices also support the same features as the Stratix II clock control block, which is available for each global- and regional-clock network. The control block has two functions:

- Clock source selection (dynamic selection for global clocks): You user can either dynamically select between two PLL outputs, between two clock pins (CLKp or CLKn), or a combination of the clock pins or PLL outputs.
- Clock power-down (dynamic clock enable or disable):
   In HardCopy II devices, you can dynamically turn the clock off or on in user-mode.

# I/O Structure and Features

The structure and features of the HardCopy II IOE remains the same as in Stratix II. Any feature implemented in Stratix II IOEs can be migrated to Hardcopy II IOEs.

The IOE feature set in HardCopy II devices can be classified in one of three categories:

- General purpose IOEs—The most commonly used I/O type in designs.
- Memory Interface IOEs—Includes features to interface with common external memory standards.
- High-speed IOEs—Supports high-speed data transmission and reception.

All I/O pins in Stratix II FPGAs support general-purpose I/O standards, which includes the LVTTL and LVCMOS I/O standards. In Stratix II FPGAs, the PCI clamping diode and memory interfaces are supported on the top and bottom I/O pins, while high-speed interfaces are supported on the left and right side I/O pins of the device.

The new general purpose IOEs in HardCopy II devices are a cost saving and area efficient advantage. The complex memory interface and the high-speed IOE circuitry is removed to save die area while still offering the more commonly-used features. The memory interface IOE supports all the features available in the general purpose IOE. The high-speed IOE also supports all the same features and I/O standards as the general purpose IOE, except for the PCI clamping diode (supported on the bottom general purpose IOEs in HC210 and HC220 devices).

In order to increase the I/O area efficiency of HardCopy II devices, the features available on any given IOE depends on the location.

Table 2–9 shows which I/O standards are supported by the different IOE types.

Table 2–9. HardCopy II Supported I/O Standards (Part 1 of 3)										
1/0.01	Tuno	V <sub>CCIO</sub> Le	evel (V)	Memory	General	High-Speed				
i/O Stanuaru	Standard Type Input Output IOEs			Purpose IOEs	10Es					
3.3-V LVTTL/ LVCMOS	Single-ended	3.3/2.5	3.3	✓	~	~				
2.5-V LVTTL/ LVCMOS	Single-ended	3.3/2.5	2.5	✓	~	~				
1.8-V LVTTL/ LVCMOS	Single-ended	1.8/1.5	1.8	✓	~	~				
1.5-V LVCMOS	Single-ended	1.8/1.5	1.5	✓	✓	✓				
SSTL-2 class I	Voltage referenced	2.5	2.5	✓						

Table 2–9. HardCopy II Supported I/O Standards (Part 2 of 3)										
I/O Standard	Туре	V <sub>CCIO</sub> Level (V)		Memory	General	High-Speed				
		Input	Output	Interface IOEs	Purpose IOEs					
SSTL-2 class II	Voltage referenced	2.5	2.5	<b>✓</b>						
SSTL-18 class I	Voltage referenced	1.8	1.8	<b>✓</b>						
SSTL-18 class II	Voltage referenced	1.8	1.8	<b>✓</b>						
1.8-V HSTL class I	Voltage referenced	1.8	1.8	<b>✓</b>						
1.8-V HSTL class II	Voltage referenced	1.8	1.8	<b>✓</b>						
1.5-V HSTL Class I	Voltage referenced	1.5	1.5	<b>✓</b>						
1.5-V HSTL Class II	Voltage referenced	1.5	1.5	<b>✓</b>						
PCI/PCI-X	Single-ended	3.3	3.3	<b>√</b> (2)	<b>√</b> (2)					
Differential SSTL-2 class I and II input	Pseudo differential (1)	3.3/2.5/ 1.8/1.5		(3)						
Differential SSTL-2 class I and II output	Pseudo differential (1)		2.5	(3)						
Differential SSTL-18 class I and II input	Pseudo differential (1)	3.3/2.5/ 1.8/1.5		(3)						
Differential SSTL-18 class I and II output	Pseudo differential (1)		1.8	(3)						
1.8-V differential HSTL class I and II input	Pseudo differential (1)	3.3/2.5/ 1.8/1.5		(3)						
1.8-V differential HSTL class I and II output	Pseudo Differential (1)		1.8	(3)						
1.5-V differential HSTL class I and II input	Pseudo differential (1)	3.3/2.5/ 1.8/1.5		(3)						
1.5-V differential HSTL class I and II output	Pseudo Differential (1)		1.5	(3)						
LVDS	Differential	2.5	2.5	(5)	(4), (6)	<b>✓</b>				
HyperTransport™ technology	Differential	2.5	2.5	(5)	(4), (6)	<b>✓</b>				

Table 2–9. HardCopy II Supported I/O Standards (Part 3 of 3)										
I/O Standard	Туре	V <sub>CCIO</sub> Level (V)		Memory	General	High-Speed				
		Input	Output	Interface IOEs	Purpose IOEs					
LVPECL	Differential	3.3/2.5/ 1.8/1.5	(8)	(8)	(8)					

Notes to Table 2-9:

- (1) Pseudo-differential HSTL and SSTL inputs only use the positive-polarity input in the speed path. The negative input is not connected internally. Pseudo-differential HSTL and SSTL outputs use two single-ended outputs with the second output programmed as inverted. This is similar to a Stratix II device implementation.
- (2) The PCI clamping diode is only supported on the I/O pins on the top and bottom sides of the device.
- (3) This I/O standard is only supported on the DQS, CLK and PLL FB input pins or on the PLL OUT output pins.
- (4) This I/O standard is only supported on the bottom CLK and PLL\_FB input pins or on the bottom PLL\_OUT output pins.
- (5) This I/O standard is only supported on the CLK and PLL FB input pins or on the PLL OUT output pins.
- (6) Also supported on CLK9 and CLK11 pins.
- (7) This I/O standard is only supported on CLK and PLL FB input pins.
- (8) LVPECL input I/O standard is supported on the top and bottom CLK and PLL\_FB input pins. LVPECL output I/O standard is supported on the top and bottom PLL\_OUT output pins. LVPECL support is similar to Stratix II devices.

The three types of IOEs are located in different areas of the device and are described in the following sections. HardCopy II devices have eight I/O banks, just as in Stratix II FPGAs. Figures 2–4 through 2–6 show which I/O type each bank supports.




Figure 2–4. I/O Type Support in HC210 and HC220 Devices Notes (1), (2)




Figure 2–5. I/O Type Support in HC230 Devices Notes (1), (2)




Figure 2–6. I/O Type Support in HC240 Devices Notes (1), (2)

*Notes to Figures 2–4 through 2–6:* 

- (1) In addition to supporting external memory interfaces, memory interface IOEs have the same features as general purpose IOEs. In addition to supporting high-speed I/O interfaces, high-speed IOEs have the same features as general purpose IOEs, except for the PCI clamping diode and LVPECL clock input support.
- (2) This is a top view of the silicon die which corresponds to a reverse view for flip-chip packages. It is a graphical representation only.



When planning I/O placement for designs targeting HardCopy II devices, care should be taken to ensure the same I/O standards are supported in the same HardCopy II I/O banks as in the Stratix II I/O banks.

## **General Purpose IOE**

The general purpose IOEs in HC210 and HC220 devices are located on the right side and at the bottom of the device. The general purpose IOEs in HC230 devices are located on the right side of the device. (Directions are based on a top view of the silicon die.) HC240 devices do not have general purpose IOEs. The general purpose IOE functionality is supported in the memory interface IOEs for these devices. The high-speed IOEs also

provide the same features as the general purpose IOEs except for the PCI clamping diode. In Stratix II FPGAs, all IOEs support the general purpose IOE features except the PCI diode, which is only supported on the top and bottom I/O pins.

The general purpose IOE has many features, including:

- Dedicated single-ended I/O buffers
- 3.3-V, 64-bit, 66 MHz PCI compliance
- 3.3-V, 64-bit, 133 MHz PCI-X 1.0 compliance
- JTAG boundary-scan test (BST) support
- On-chip driver series termination (non-calibrated)
- Output drive strength control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors
- Open-drain outputs
- PCI clamping diode (supported on the bottom I/O pins only)
- Double data rate (DDR) registers

General purpose IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI
- 3.3-V PCI-X mode 1

The general purpose CLK and PLL\_FB input pins and the PLL\_OUT output pins support the following I/O standards:

- LVDS
- HyperTransport technology
- LVPECL (on input clocks and PLL OUT only)

The programmable drive strengths available vary depending on the I/O standard being used and are listed in Table 2–10.

Table 2–10. Programmable Drive Strength Support for General-Purpose IOEs (Part 1 of 2)			
I/O Standard Programmable Drive Strength Options (mA			
3.3-V LVTTL	4, 8, 12		
3.3-V LVCMOS	4, 8		
2.5-V LVTTL/LVCMOS	2.5-V LVTTL/LVCMOS 4, 8, 12		

Table 2–10. Programmable Drive Strength Support for General-Purpose IOEs (Part 2 of 2)			
I/O Standard Programmable Drive Strength Options (mA			
1.8 V LVTTL/LVCMOS	2, 4, 6, 8		
1.5 V LVCMOS	2, 4		

General purpose IOEs support non-calibrated on-chip series termination. 50- and 25- $\Omega$  on-chip series termination is available for 3.3-V or 2.5-V I/O standards. 50- $\Omega$  on-chip series termination is available for 1.8- and 1.5-V I/O standards (pending characterization).

#### **Memory Interface IOE**

Memory interface IOEs in HC210 and HC220 devices are located on the top of the device. Memory interface IOEs in HC230 and HC240 devices are located on the top and the bottom of the device. In Stratix II FPGAs, the top and bottom IOEs support the memory interface IOE features.

The memory interface IOE has many features, including:

- Dedicated single-ended I/O buffers
- 3.3-V, 64-bit, 66 MHz PCI compliance
- 3.3-V, 64-bit, 133 MHz PCI-X 1.0 compliance
- JTAG BST support
- On-chip driver series termination
- V<sub>REF</sub> pins
- Output drive strength control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors
- Open-drain outputs
- PCI clamping diode
- DQ and DQS I/O pins
- Double data rate (DDR) registers

The following I/O standards are supported when using the memory interface IOEs and can be used to interface to external memory, including DDR and DDR2 SDRAM, and QDRII, RLDRAM II, and SDR SRAM:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI
- 3.3-V PCI-X mode 1

- SSTL-2 class I and II
- SSTL-18 class I and II
- 1.8-V HSTL class I and II
- 1.5-V HSTL class I and II

The memory interface DQS, CLK, and PLL\_FB input pins and the PLL OUT output pins support the following I/O standards:

- LVTTL/LVCMOS
- SSTL-2 class I and II
- SSTL-18 class I and II
- 1.8-V HSTL class I and II
- 1.5-V HSTL class I and II
- Differential SSTL-2 class I and II
- Differential SSTL-18 class I and II
- 1.8-V differential HSTL class I and II
- 1.5-V differential HSTL class I and II
- LVDS (not supported on DQS pins)
- HyperTransport technology (not supported on DQS pins)
- LVPECL on input clocks and PLL\_OUT only (not supported on DQS pins)

Pseudo-differential HSTL and SSTL inputs are supported on clock and DQS pins, while outputs are supported on dedicated PLL\_OUT and DQS pins. Pseudo-differential HSTL and SSTL I/O standards use two single-ended outputs with the second output programmed as inverted. Pseudo-differential HSTL and SSTL inputs treat differential inputs as two single-ended HSTL and SSTL inputs and only decode one of them. This I/O support is the same as in Stratix II FPGAs.

The functionality of all DQS circuitry in HardCopy II devices is the same as in Stratix II FPGAs. Table 2–11 shows the number of DQS/DQ groups supported in each HardCopy II device density and package.

Table 2–11. DQS and DQ Bus Mode Support (Part 1 of 2)						
Device	Package	Number of ×4 Groups	Number of ×8/×9 Groups	Number of ×16/×18 Groups	Number of ×32/×36 Groups	
HC210W	484-pin FineLine BGA (Wire Bond)	4	2	0	0	
HC210	484-pin FineLine BGA	4	2	0	0	
HC220	672-pin FineLine BGA	9	4	2	0	
	780-pin FineLine BGA	9	4	2	0	
HC230	1,020-pin FineLine BGA	36	18	8	4	

Table 2–11. DQS and DQ Bus Mode Support (Part 2 of 2)						
Device	Package Number of ×4 Groups Number of ×8/×9 Number of ×32/×36 Groups ×16/×18 Groups ×32/×36 Gro					
HC240	1,020-pin FineLine BGA	36	18	8	4	
	1,508-pin FineLine BGA	36	18	8	4	

The programmable drive strengths available vary depending on the I/O standard used. The options are listed in Table 2–12.

Table 2–12. Programmable Drive Strength Support for Memory Interface IOEs			
I/O Standard	Programmable Drive Strength Options (mA)		
3.3-V LVTTL	4, 8, 12, 16, 20, 24		
3.3-V LVCMOS	4, 8, 12, 16, 20, 24		
2.5-V LVTTL/LVCMOS	4, 8, 12, 16		
1.8-V LVTTL/LVCMOS	2, 4, 6, 8, 10, 12		
1.5-V LVCMOS	2, 4, 6, 8		
SSTL-2 class I	8, 12		
SSTL-2 class II	16, 20, 24		
SSTL-18 class I	4, 6, 8, 10, 12		
SSTL-18 class II	8, 16, 18, 20		
1.8-V HSTL class I	4, 6, 8, 10, 12		
1.8-V HSTL class II	16, 18, 20		
1.5-V HSTL class I	4, 6, 8, 10, 12		
1.5-V HSTL class II	16, 18, 20		

Memory interface IOEs support both non-calibrated and calibrated on-chip series termination. 50- and 25- $\Omega$  on-chip series termination is available for 3.3-, 2.5-, or 1.8-V I/O standards. 50- $\Omega$  on-chip series termination is available for 1.5- or 1.2-V I/O standards (pending characterization).



If on-chip series termination is enabled, programmable drive strength support is not available.

#### **High-Speed IOE**

High-speed IOEs in HC210, HC220, and HC230 devices are located on the left side of the device. High-speed IOEs in HC240 devices are located on the left and right sides of the device. (Directions are based on a top view of the silicon die.) Unlike Stratix II left and right side I/O pins, HardCopy II left and right side I/O pins do not support SSTL or HSTL I/O standards or the PCI clamping diode. In Stratix II FPGAs, the right and left IOEs support the high-speed IOE features.

The high-speed IOE has many features, including:

- Dedicated single-ended I/O buffers
- Differential I/O buffer
- JTAG BST support
- On-chip driver series termination (non-calibrated)
- On-chip termination for differential I/O standards
- Output drive strength control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors
- Open-drain outputs
- Transmit serializer
- Receive deserializer
- Dynamic phase alignment (DPA)
- Double data rate (DDR) registers

The following I/O standards are supported when using high-speed IOEs:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- LVDS
- HyperTransport technology

The SERDES and DPA circuitry and functionality is the same in HardCopy II devices as in Stratix II FPGAs. HardCopy II devices support differential I/O standards at rates up to 1 Gbps when using DPA, and at rates up to 840 Mbps when not using DPA. Table 2–13 provides the number of differential channels per HardCopy II device.

Table 2–13	Table 2–13. Number of Differential Channels in HardCopy II Devices       Notes (1), (2)							
	HC210W HC210 HC220 HC230				HC230	HC240		
Channel	484-Pin FineLine BGA (Wire- Bond)	484-Pin FineLine BGA	672-Pin FineLine BGA	780-Pin FineLine BGA	1,020-Pin FineLine BGA	1,020-Pin FineLine BGA	1,508-Pin FineLine BGA	
Transmitter channels	13	19	29	29	44	88	116	
Receiver channels	17	21	31	31	46	92	116	

Notes to Table 2–13:

- (1) The pin count does not include dedicated PLL input and output pins.
- (2) The total number of receiver channels includes the non-dedicated clock channels that can optionally be used as data channels.

HardCopy II high-speed IOEs, which are on the left and/or right sides of the device, support fewer programmable drive strengths than Stratix II side IOEs. The programmable drive strengths available vary depending on the I/O standard being used. The options are listed in Table 2–14.

Table 2–14. Programmable Drive Strength Support for High-Speed IOEs			
I/O Standard Programmable Drive Strength Options			
3.3-V LVTTL	4, 8, 12		
3.3-V LVCMOS	4, 8		
2.5-V LVTTL/LVCMOS	4, 8, 12		
1.8-V LVTTL/LVCMOS	2, 4, 6, 8		
1.5-V LVCMOS	2, 4		

High-speed IOEs support non-calibrated on-chip series termination and differential termination on the receiver channels. 50- and 25- $\Omega$  on-chip series termination is available for 3.3- or 2.5-V I/O standards. 50- $\Omega$  on-chip series termination is available for 1.8- and 1.5-V I/O standards (pending characterization).

## Power-Up Modes

The functionality of structured ASICs is determined before they are produced. Therefore, they do not require programmability. HardCopy II structured ASICs follow the same principle, enabling traditional ASIC-like power up. Although prototyping FPGAs require configuration upon power up, the HardCopy II structured ASICs do not need to be configured. HardCopy II devices do not support configuration and designers should take this into account in the prototyping-to-production development process. The HardCopy II device does not require a configuration device, but you must ensure that the nCE pin is low and that the nCONFIG and nSTATUS pins are high after power up.



HardCopy II devices do not support FPGA configuration emulation and other configuration modes, including remote system upgrades and design security using configuration bitstream encryption.

HardCopy II devices support both instant on and instant on after 50 ms power-up modes. In the instant on power-up mode, the HardCopy II device is available for use shortly after the device powers up to a safe operating voltage. The on-chip power-on reset (POR) circuit will reset all registers. The <code>nce, nconfig</code>, and <code>nstatus</code> signals must be at the appropriate logic levels for the <code>conf\_done</code> output to be tristated once the POR has elapsed. This option is similar to an ASIC's functionality upon power up and is the most likely scenario in production.

In the instant on after 50 ms power-up mode, the HardCopy II device behaves similarly to the instant on mode, except that there is an additional delay of 50 ms, during which time the device will be held in reset. The <code>CONF\_DONE</code> output is pulled low during this time, and then tri-stated after the 50 ms have elapsed.



For more information about which power-up modes HardCopy II devices support, refer to the *Power-Up Modes and Configuration Emulation in HardCopy Series Devices* chapter in the *HardCopy Series Handbook*.

# Document Revision History

Table 2–15 shows the revision history for this chapter.

Table 2–15.Document Revision History				
Date and Document Version	Changes Made			
September 2008, v2.5	Updated chapter number and metadata.	_		
June 2007, v2.4	Added Note 4 to Table 2–4.	_		
December 2006 v2.3	<ul> <li>Updated Table 2–1, Table 2–4, and Table 2–11.</li> <li>Added revision history.</li> </ul>	_		
March 2006, v2.2	<ul> <li>Updated Table 2–1, Table 2–9, Table 2–13.</li> <li>Updated Figure 2–5 and Figure 2–6.</li> </ul>	_		
October 2005, v2.1	Updated graphics.	_		
May 2005, v2.0	<ul> <li>Added Table 2–1.</li> <li>Updated HCell information for DSP functions in the Functional Description section.</li> <li>Updated Table 2–9.</li> <li>Updated Figures 2–4, 2–5, and 2–6.</li> </ul>	_		
January 2005, v1.0	Added document to the HardCopy Series Handbook.	_		

# 3. Boundary-Scan Support

H51017-2.4

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All HardCopy® II structured ASICs provide Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1-1990 specification. The BST architecture offers the capability to efficiently test components on printed circuit boards (PCBs) with tight lead spacing by testing pin connections, without using physical test probes, and capturing functional data while a device is in normal operation. Boundary-scan cells in a device can force signals onto pins, or capture data from pin or core logic signals. Forced test data is serially shifted into the boundary-scan cells. Captured data is serially shifted out and externally compared to expected results.

A device using the JTAG interface uses four required pins, TDI, TDO, TMS, and TCK, and one optional pin, TRST. The TCK pin has an internal weak pull-down resistor, while the TDI, TMS, and TRST pins have weak internal pull-up resistors. The TDO output is powered by  $V_{\rm CCIO}$ . HardCopy II devices support the JTAG instructions shown in Table 3–1.

Table 3–1. HardCopy II JTAG Instructions (Part 1 of 2)				
JTAG Instruction	Instruction Code	Description		
SAMPLE/PRELOAD	00 0000 0101	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.		
EXTEST (1)	00 0000 1111	Allows the external circuitry and board-level interconnects to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.		
BYPASS	11 1111 1111	Places the 1-bit BYPASS register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.		

Table 3–1. HardCop	Table 3–1. HardCopy II JTAG Instructions (Part 2 of 2)				
JTAG Instruction	Instruction Code	Description			
USERCODE	00 0000 0111	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.			
IDCODE	00 0000 0110	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.			
HIGHZ (1)	00 0000 1011	Places the 1-bit BYPASS register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.			
CLAMP (1)	00 0000 1010	Places the 1-bit BYPASS register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation while holding I/O pins to a state defined by the data in the boundary-scan register.			

*Note to Table 3–1:* 

 Bus hold and weak pull-up resistor features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.



The BSDL files for HardCopy II devices are different from the corresponding Stratix<sup>®</sup> II FPGAs. For more information, or to receive BSDL files for IEEE Std. 1149.1- compliant Hardcopy II devices, visit the Altera website at www.altera.com.

The HardCopy II device instruction register length is 10 bits and the USERCODE register length is 32 bits. The USERCODE registers are not reprogrammable and are mask-programmed. The designer can choose an appropriate 32 bit sequence which will be programmed into the USERCODE registers.

Tables 3–2 and 3–3 show the boundary-scan register length and device IDCODE information for HardCopy II devices.

Table 3–2. HardCopy II Boundary-Scan Register Length			
Device Boundary-Scan Register Length			
HC210W	1050		
HC210	1050		
HC220	1530		
HC230	2154		
HC240	2910		

Table 3–3. 32-Bit HardCopy II Device IDCODE							
	IDCODE (32 Bits) (1)						
Device	Version (4 Bits)	Part Number (16 Rite)					
HC210W	0000	0010 0000 1100 0001	000 0110 1110	1			
HC210	0000	0010 0000 1100 0010	000 0110 1110	1			
HC220	0000	0010 0000 1100 0011	000 0110 1110	1			
HC230	0000	0010 0000 1100 0100	000 0110 1110	1			
HC240	0000	0010 0000 1100 0101	000 0110 1110	1			

*Notes to Table 3–3:* 

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) of IDCODE is always 1.

## Boundary-Scan Test (BST) on HardCopy II Devices

In order to run the boundary-scan test on HardCopy II devices, you need two files:

- The generic HardCopy II BSDL file you can download from the Altera website at www.altera.com.
- 2. The PIN file for your design from the Quartus II software.

With these two files, you must run through a tool called the BSDLCustomizer.


BSDLCustomizer is a TCL script which is used to modify the BSDL file's port definitions and boundary-scan chain groups' attributes according to the design and pin assignments from the Quartus II software PIN file.

Once you run the generic BSDL file and your PIN file through the BSDLCustomizer tool, a modified BSDL file is created which should be used for the boundary-scan test.

Before running the boundary scan test on your board make sure that the nCONFIG pin is externally pulled low and that the nSTATUS pin is low.

For more information on the BSDLCustomizer tool, refer to the *BSDLCustomizer User Guide* that you can download with the BSDLCustomizer tool from the Altera website at www.altera.com.

Figure 3–1 shows the timing requirements for the JTAG signals.






Table 3–4 shows the JTAG timing parameters and values for HardCopy II devices.

Table 3–4. HardCopy II JTAG Timing Parameters and Values (Part 1 of 2)						
Symbol Parameter Min		Min	Max	Unit		
t <sub>JCP</sub>	TCK clock period	30		ns		
t <sub>JCH</sub>	TCK clock high time	13		ns		
t <sub>JCL</sub>	TCK clock low time	13		ns		
t <sub>JPSU</sub>	JTAG port setup time	3		ns		

Table 3–4. HardCopy II JTAG Timing Parameters and Values (Part 2 of 2)						
Symbol	Parameter	Min	Max	Unit		
$t_{\rm JPH}$	JTAG port hold time	5		ns		
t <sub>JPCO</sub>	JTAG port clock to output		11	ns		
t <sub>JPZX</sub>	JTAG port high impedance to valid output		14	ns		
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		14	ns		
t <sub>JSSU</sub>	Capture register setup time	4		ns		
t <sub>JSH</sub>	Capture register hold time	5		ns		



For more information on JTAG or boundary-scan testing, refer to *AN 39: IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices.* 



Like Stratix II FPGAs, HardCopy II devices support the SignalTap® II embedded logic analyzer, which monitors design operation over a period of time through the JTAG interface. The SignalTap II logic analyzer is a useful feature during the FPGA prototyping phase, but should be removed if not needed once the design has been migrated to a HardCopy II device. HardCopy II is a mask programmed device, and the Signal Tap logic cannot be eliminated after the HardCopy II device is fabricated.

# Document Revision History

Table 3–5 shows the revision history for this chapter.

Table 3–5. Docume	Table 3–5. Document Revision History (Part 1 of 2)					
Date and Document Version Changes Made		Summary of Changes				
September 2008, v2.4	Updated chapter number and metadata.	_				
June 2007, v2.3	<ul> <li>Added resource information</li> <li>Figure 3–1 changes</li> <li>New section on Boundary-Scan Test (BST) on HardCopy II devices.</li> </ul>	_				
December 2006 v2.2	Minor updates for Quartus II 6.1.0 software version     Added revision history	Updated for Quartus II 6.1 software version.				
October 2005, v2.1	Updated graphics.	_				

Table 3–5. Document Revision History (Part 2 of 2)					
Date and Document Version	Changes Made	Summary of Changes			
May 2005, v2.0	Updated Table 3-2.	_			
January 2005 v1.0	Added document to the HardCopy Series Handbook.	_			



# 4. DC and Switching Specifications and Operating Conditions

H51018-3.3

### Introduction

This chapter provides preliminary information on absolute maximum ratings, recommended operating conditions, DC electrical characteristics, and other specifications for HardCopy® II devices.

# Absolute Maximum Ratings

HardCopy II devices are offered in both commercial and industrial grades. All parameter limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the parameter values in this chapter apply to all HardCopy II devices. Table 4–1 contains the absolute maximum ratings for the HardCopy II device family.

Table 4–1	Table 4–1. HardCopy II Device Absolute Maximum Ratings       Notes (1), (2), (3)							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V <sub>CCINT</sub>	Supply voltage	With respect to ground	-0.5	1.8	V			
V <sub>CCIO</sub>	Supply voltage	With respect to ground	-0.5	4.6	٧			
V <sub>CCPD</sub>	Supply voltage	With respect to ground	-0.5	4.6	V			
V <sub>CCA</sub>	Analog power supply for PLLs	With respect to ground	-0.5	1.8	V			
V <sub>CCD</sub>	Digital power supply for PLLs	With respect to ground	-0.5	1.8	V			
VI	DC input voltage(4)	_	-0.5	4.6	٧			
I <sub>OUT</sub>	DC output current, per pin	_	-25	40	mA			
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C			
T <sub>J</sub>	Junction temperature	Ball-grid array (BGA) packages under bias	-55	125	°C			

#### Notes to Table 4-1:

- (1) Refer to the Operating Requirements for Altera Devices Data Sheet for more information.
- (2) Conditions beyond those listed in Table 4–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.
- (3) Supply voltage specifications apply to voltage readings taken at the device pins, not at the power supply.
- (4) During transitions, the inputs may overshoot to the voltage shown in Table 4–2 based upon the input duty cycle. The DC case is equivalent to a 100% duty cycle. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 4–2. Maximum Duty Cycles in Voltage Transitions				
V <sub>IN</sub> (V)	Maximum Duty Cycles			
4	100%			
4.1	90%			
4.2	50%			
4.3	30%			
4.4	17%			
4.5	10%			

# Recommended Operating Conditions

Table 4–3 contains the HardCopy II device family's recommended operating conditions.

Table 4-	Table 4–3. HardCopy II Device Recommended Operating Conditions Note (1) (Part 1 of 2)						
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	100 $\mu$ s ≤ rise time ≤ 100 ms (2)	1.15	1.25	٧		
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	100 $\mu$ s $\leq$ rise time $\leq$ 100 ms (2), (6)	3.135 (3.0)	3.465 (3.6)	٧		
	Supply voltage for output buffers, 2.5-V operation	100 μs ≤ rise time ≤ 100 ms (2)	2.375	2.625	٧		
	Supply voltage for output buffers, 1.8-V operation	100 μs ≤ rise time ≤ 100 ms (2)	1.71	1.89	٧		
	Supply voltage for output buffers, 1.5-V operation	100 μs ≤ rise time ≤ 100 ms (2)	1.425	1.575	٧		
V <sub>CCPD</sub>	Supply voltage for pre-drivers as well as configuration and JTAG I/O buffers	100 μs ≤ rise time ≤ 100 ms (3)	3.135	3.465	V		
V <sub>CCA</sub>	Analog power supply for PLLs	100 μs ≤ rise time ≤ 100 ms (3)	1.15	1.25	V		
V <sub>CCD</sub>	Digital power supply for PLLs	100 $\mu$ s $\leq$ rise time $\leq$ 100 ms (3)	1.15	1.25	V		
V <sub>I</sub>	Input voltage	(4), (5)	-0.5	4.0	V		
Vo	Output voltage		0	V <sub>CCIO</sub>	V		

Table 4–3. HardCopy II Device Recommended Operating Conditions				(1) (Part 2	of 2)	
Symbol	Parameter	Conditions		Minimum	Maximum	Unit
$T_{J}$	Operating junction	For commercial use		0	85	°C
	temperature	For industrial use		-40	100	°C

#### *Notes to Table 4–3:*

- (1) Supply voltage specifications apply to voltage readings taken at the device pins, not at the power supply.
- (2) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (3)  $V_{CCPD}$  must ramp-up from 0 V to 3.3 V within 100  $\mu$ s to 100 ms. If  $V_{CCPD}$  is not ramped up within this specified time, the HardCopy II device will not power up successfully.
- (4) During transitions, the inputs may overshoot to the voltage shown in Table 4–2 based upon the input duty cycle. The DC case is equivalent to a 100% duty cycle. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub>, V<sub>CCPD</sub>, and V<sub>CCIO</sub> are powered.
- (6) V<sub>CCIO</sub> maximum and minimum conditions for PCI and PCI-X are shown in parentheses.

# DC Electrical Characteristics

Table 4–4 shows the HardCopy II device family's DC electrical characteristics.

Table 4–4	Table 4–4. HardCopy II Device DC Operating Conditions         Note (1) (Part 1 of 2)							
Symbol	Parameter	Conditions	Device	Minimum	Typical	Maximum	Unit	
I <sub>I</sub>	Input pin leakage current	$V_I = V_{CCIO}$ max to $0 V (2)$	all	-10	_	10	μΑ	
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_O = V_{CCIO}$ max to $0 \text{ V } (2)$	all	-10	_	10	μΑ	
I <sub>CCINT0</sub>	CCINTO V <sub>CCINT</sub> supply current	V <sub>I</sub> = ground, no	HC210W	_	0.09 (3)	(5)	Α	
(standby)	(standby)	load, no toggling inputs $T_J = 25^{\circ} \text{ C}$	HC210	_	0.09 (3)	(5)	Α	
			HC220	_	0.19 (3)	(5)	Α	
			HC230	_	0.34 (3)	(5)	Α	
			HC240	_	0.52 (3)	(5)	Α	
I <sub>CCPD0</sub>	V <sub>CCPD</sub> supply current	$V_I$ = ground, no	HC210W	_	3 (3)	(5)	mA	
	` ' '	load, no toggling	HC210	_	3 (3)	(5)	mA	
		inputs	HC220	_	4 (3)	(5)	mA	
		T <sub>J</sub> = 25° C	HC230	_	5 (3)	(5)	mA	
		$V_{CCPD} = 3.3 \text{ V}$	HC240	_	5 (3)	(5)	mA	

Table 4-4	Table 4–4. HardCopy II Device DC Operating Conditions         Note (1) (Part 2 of 2)								
Symbol	Parameter	Conditions	Device	Minimum	Typical	Maximum	Unit		
I <sub>CCIO0</sub>	V <sub>CCIO</sub> supply current	V <sub>I</sub> = ground, no	HC210W	_	3 (3)	(5)	mA		
	(standby)	load, no toggling inputs	HC210	_	3 (3)	(5)	mA		
		inputs	HC220	_	3 (3)	(5)	mA		
		$T_J = 25^{\circ} C$	HC230	_	3 (3)	(5)	mA		
			HC240	_	3 (3)	(5)	mA		
R <sub>CONF</sub> (4)	Value of I/O pin	$V_{I} = 0; V_{CCIO} = 3.3 \text{ V}$	_	10	25	50	kΩ		
	pull-up resistor before and during	V <sub>I</sub> = 0; V <sub>CCIO</sub> = 2.5 V	_	15	35	70	kΩ		
	configuration	V <sub>I</sub> = 0; V <sub>CCIO</sub> = 1.8 V	_	30	50	100	kΩ		
		V <sub>I</sub> = 0; V <sub>CCIO</sub> = 1.8 V	_	40	75	150	kΩ		
		V <sub>I</sub> = 0; V <sub>CCIO</sub> = 1.2 V	_	50	90	170	kΩ		
	Recommended value	_	_	_	1	2	kΩ		
	of I/O pin external pull-down resistor		_						
	before and during								
	configuration		_						

#### Notes to Table 4-4:

- (1) Typical values are for TA =  $25^{\circ}$  C,  $V_{CCINT}$  = 1.2 V, and  $V_{CCIO}$  = 1.5-, 1.8-, 2.5-, and 3.3-V.
- (2) This value is specified for normal device operation. The value may vary during power-up. This applies for all  $V_{\text{CCIO}}$  settings (3.3-, 2.5-, 1.8-, and 1.5-V).
- (3) This specification is preliminary and pending further device characterization.
- (4) Pin pull-up resistor values will lower if an external source drives the pin higher than  $V_{CCIO}$ .
- (5) Maximum values depend on the actual T<sub>J</sub> and design utilization. See the *PowerPlay Early Power Estimator* or the *Quartus II PowerPlay Power Analyzer* feature for maximum values.

# I/O Standard Specifications

Tables 4–5 through 4–27 show the HardCopy II device family's I/O standard specifications.

Table 4–5.	Table 4–5. LVTTL Specifications (Part 1 of 2)								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
V <sub>CCIO</sub> (1)	Output-supply voltage	_	3.135	3.465	V				
V <sub>IH</sub>	High-level input voltage	_	1.7	4.0	٧				
V <sub>IL</sub>	Low-level input voltage	_	-0.3	0.8	٧				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA (2), (3)	2.4	_	٧				

Table 4–5. LVTTL Specifications (Part 2 of 2)							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
$V_{OL}$	Low-level output voltage	$I_{OL} = 4 \text{ mA } (2), (3)$	_	0.45	V		

#### Notes to Table 4-5:

- HardCopy II devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard, JESD8-B.
- (2) Drive strength is programmable according to values in Table 2–10, Table 2–12, and Table 2–14.
- (3) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section of volume 1 of the *HardCopy Series Handbook* for more information.

Table 4-6	Table 4–6. LVCMOS Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V <sub>CCIO</sub> (1)	Output-supply voltage	_	3.135	3.465	V			
V <sub>IH</sub>	High-level input voltage	_	1.7	4.0	٧			
V <sub>IL</sub>	Low-level input voltage	_	-0.3	0.8	V			
V <sub>OH</sub>	High-level output voltage	$V_{CCIO} = 3.0$ , $I_{OH} = -0.1$ mA (2), (3)	V <sub>CCIO</sub> - 0.2	_	V			
V <sub>OL</sub>	Low-level output voltage	$V_{CCIO} = 3.0, I_{OL} = 0.1 \text{ mA } (2), (3)$	_	0.2	V			

#### Notes to Table 4-6:

- HardCopy II devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard, JESD8-B.
- (2) Drive strength is programmable according to values in Tables 2–10, 2–12, and 2–14.
- (3) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4–7.	Table 4–7. 2.5-V I/O Specifications (Part 1 of 2)						
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
V <sub>CCIO</sub> (1)	Output-supply voltage	_	2.375	2.625	V		
V <sub>IH</sub>	High-level input voltage	_	1.7	4.0	V		
$V_{IL}$	Low-level input voltage	_	-0.3	0.7	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA (2), (3)	2.0	_	V		

Table 4–7.	Table 4–7. 2.5-V I/O Specifications (Part 2 of 2)						
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
$V_{OL}$	Low-level output voltage	$I_{OL} = 1 \text{ mA } (2), (3)$	_	0.4	V		

#### Notes to Table 4-7:

- (1) HardCopy II devices  $V_{CCIO}$  voltage-level support of 2.5  $\pm$  -5% is narrower than defined in the normal range of the EIA/JEDEC Standard.
- (2) Drive strength is programmable according to values in Tables 2–10, 2–12, and 2–14.
- (3) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4–8	Table 4–8. 1.8-V I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V <sub>CCIO</sub> (1)	Output-supply voltage	_	1.71	1.89	V			
V <sub>IH</sub>	High-level input voltage	_	$0.65 \times V_{CCIO}$	2.25	V			
V <sub>IL</sub>	Low-level input voltage	_	-0.3	$0.35 \times V_{CCIO}$	V			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 to -8 mA (2), (3)	V <sub>CCIO</sub> - 0.45	_	V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 to 8 mA (2), (3)	_	0.45	V			

#### Notes to Table 4-8:

- (1) HardCopy II devices  $V_{CCIO}$  voltage-level support of 1.8  $\pm$  -5% is narrower than defined in the normal range of the EIA/JEDEC Standard.
- (2) Drive strength is programmable according to values in Tables 2–10, 2–12, and 2–14.
- (3) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4–9.	Table 4–9. 1.5-V I/O Specifications (Part 1 of 2)						
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
V <sub>CCIO</sub> (1)	Output-supply voltage	_	1.425	1.575	V		
V <sub>IH</sub>	High-level input voltage	_	$0.65 \times V_{CCIO}$	V <sub>CCIO</sub> + 0.3	V		
V <sub>IL</sub>	Low-level input voltage	_	-0.3	$0.35 \times V_{CCIO}$	٧		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA (2), (3)	$0.75 \times V_{CCIO}$	_	٧		

Table 4–9. 1.5-V I/O Specifications (Part 2 of 2)						
Symbol	Parameter	Conditions	Minimum	Maximum	Unit	
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 2 mA (2), (3)	_	$0.25 \times V_{CCIO}$	V	

#### Notes to Table 4-9:

- HardCopy II devices V<sub>CCIO</sub> voltage-level support of 1.5 ± -5% is narrower than defined in the normal range of the EIA/JEDEC Standard.
- (2) Drive strength is programmable according to values in Tables 2–10, 2–12, and 2–14.
- (3) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Figure 4–1 and Figure 4–2 show receiver input and transmitter waveforms, respectively, for all differential I/O LVPECL and HyperTransport technology.

Figure 4–1. Receiver Input Waveforms for Differential I/O Standards

# Single-Ended Waveform Positive Channel (p) = $V_{IH}$ $V_{CM}$ Negative Channel (n) = $V_{IL}$ Ground

#### Differential Waveform (Mathematical Function of Positive & Negative Channel)




Figure 4–2. Transmiter Output Waveforms for Differential I/O Standards





#### Differential Waveform (Mathematical Function of Positive & Negative Channel)



Table 4–10	D. 2.5-V LVDS I/O Specifications					
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage for I/O banks that support high-speed IOEs (1), (2)	_ _	2.375	2.5	2.625	V
$V_{ID}$	Input differential voltage swing (single-ended)	_	100	350	900	mV
V <sub>ICM</sub>	Input common mode voltage	_	200	1,250	1,800	mV
V <sub>OD</sub>	Output differential voltage (single-ended)	R <sub>L</sub> = 100 Ω	250	_	450	mV
V <sub>OCM</sub>	Output common mode voltage	$R_L = 100 \Omega$	1.125	_	1.375	٧
R <sub>L</sub>	Receiver differential input discrete resistor (external to HardCopy II devices)	_	90	100	110	Ω

Notes to Table 4–10:

- (1) IOEs = I/O elements.
- (2) For information on which I/O banks support high-speed IOEs, refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook*.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>CCIO</sub>	Output and feedback pins in PLL banks 9, 10, 11, and 12 (2)	_	3.135	3.3	3.465	V
V <sub>ID</sub>	Input differential voltage swing (single-ended)	_	100	350	900	mV
V <sub>ICM</sub>	Input common mode voltage	_	200	1,250	1,800	mV
V <sub>OD</sub>	Output differential voltage (single-ended)	$R_L = 100 \Omega$	250	_	710	mV
V <sub>OCM</sub>	Output common mode voltage	$R_L = 100 \Omega$	0.84	_	1.570	V
R <sub>L</sub>	Receiver differential input discrete resistor (external to HardCopy II devices)	_	90	100	110	Ω

#### Notes to Table 4-11:

- (1) Like Stratix II devices, 3.3-V LVDS is supported by the top and bottom clock input differential buffers, and by the PLL clock output and feedback pins.
- (2) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by V<sub>CCINT</sub>, not V<sub>CCIO</sub>. The PLL clock output and feedback differential buffers are powered by VCC\_PLLOUT. For differential clock output and feedback operation, connect VCC\_PLLOUT to 3.3 V.

Table 4-12	Table 4–12. LVPECL Specifications (Part 1 of 2) Note (1)							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	I/O supply voltage for I/O banks that support high-speed IOEs (2)	_	3.135	3.3	3.465	V		
V <sub>ID</sub> (peak- to-peak)	Input differential voltage swing (single-ended)	_	300	600	1,000	mV		
V <sub>ICM</sub>	Input common mode voltage	R <sub>L</sub> = 100 Ω	1.0	_	2.5	mV		
V <sub>OD</sub>	Output differential voltage (single-ended)	R <sub>L</sub> = 100 Ω	525	_	970	mV		
V <sub>OCM</sub>	Output common mode voltage	$R_L = 100 \Omega$	1.650	_	2.275	V		

Table 4–12.	Table 4–12. LVPECL Specifications (Part 2 of 2) Note (1)						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
R <sub>L</sub>	Receiver differential input discrete resistor (external to HardCopy II devices)	ı	90	100	110	Ω	

#### Notes to Table 4–12:

- Like Stratix II devices, LVPECL is supported by the top and bottom clock input differential buffers, and by the PLL clock output and feedback pins.
- (2) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by V<sub>CCINT</sub>, not V<sub>CCIO</sub>. The PLL clock output and feedback differential buffers are powered by VCC\_PLLOUT. For differential clock output and feedback operation, connect VCC\_PLLOUT to 3.3 V.

Table 4-13	3. HyperTransport Technology S	Specifications				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage for I/O banks that support high-speed IOEs (1), (2)	_	2.375	2.5	2.625	V
	Output and feedback pins in PLL banks 9, 10, 11, and 12	_	3.135	3.3	3.465	V
V <sub>ID</sub> (peak- to-peak)	Input differential voltage swing (single-ended)	_	300	600	900	mV
V <sub>ICM</sub>	Input common mode voltage	_	385	600	845	mV
V <sub>OD</sub>	Output differential voltage (single-ended)	$R_L = 100 \Omega$	400	600	820	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between high and low	$R_L = 100 \Omega$	_	_	75	mV
V <sub>OCM</sub>	Output common mode voltage	$R_L = 100 \Omega$	440	600	780	V
$\Delta V_{OCM}$	Change in V <sub>OCM</sub> between high and low	$R_L = 100 \Omega$	_	_	50	mV
R <sub>L</sub>	Receiver differential input discrete resistor (external to HardCopy II devices)	_	90	100	110	Ω

#### Notes to Table 4-13:

- (1) For information on which I/O banks support high-speed IOEs, refer to the Description, Architecture, and Features chapter in the HardCopy II Device Family Data Sheet section in volume 1 of the HardCopy Series Handbook.
- (2) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by V<sub>CCINT</sub>, not V<sub>CCIO</sub>. The PLL clock output and feedback differential buffers are powered by VCC\_PLLOUT. For differential clock output and feedback operation, connect VCC PLLOUT to 3.3 V.

Table 4-1	Table 4–14. 3.3-V PCI Specifications						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V <sub>CCIO</sub>	Output-supply voltage	_	3	3.3	3.6	V	
V <sub>IH</sub>	High-level input voltage	_	$0.5 \times V_{CCIO}$	_	V <sub>CCIO</sub> + 0.5	V	
V <sub>IL</sub>	Low-level input voltage	_	-0.3	_	$0.3 \times V_{CCIO}$	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OUT</sub> = -500 μA	0.9 × V <sub>CCIO</sub>	_	_	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OUT</sub> = 1,500 μA	_	_	0.1 × V <sub>CCIO</sub>	V	

Table 4-1	Table 4–15. PCI-X Mode 1 Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
$V_{CCIO}$	Output-supply voltage	_	3	_	3.6	V				
V <sub>IH</sub>	High-level input voltage	_	$0.5 \times V_{CCIO}$	_	V <sub>CCIO</sub> + 0.5	V				
V <sub>IL</sub>	Low-level input voltage	_	-0.3	_	0.35 × VCCIO	V				
$V_{IPU}$	Input pull-up voltage	_	$0.7 \times V_{CCIO}$	_	_	V				
$V_{OH}$	High-level output voltage	I <sub>OUT</sub> = -500 μA	$0.9 \times V_{CCIO}$	_	_	V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OUT</sub> = 1,500 μA	_		0.1 × V <sub>CCIO</sub>	٧				

Table 4-	Table 4–16. SSTL-18 Class I Specifications (Part 1 of 2)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output-supply voltage	_	1.71	1.8	1.89	V			
$V_{REF}$	Reference voltage	_	0.855	0.9	0.945	V			
$V_{TT}$	Termination voltage	_	V <sub>REF</sub> - 0.04	VREF	V <sub>REF</sub> + 0.04	V			
V <sub>IH(DC)</sub>	High-level DC input voltage	_	V <sub>REF</sub> + 0.125	_	_	V			
$V_{IL(DC)}$	Low-level DC input voltage	_	_	_	V <sub>REF</sub> – 0.125	V			
V <sub>IH(AC)</sub>	High-level AC input voltage	_	V <sub>REF</sub> + 0.25	_	_	٧			
V <sub>IL(AC)</sub>	Low-level AC input voltage	_	_	_	V <sub>REF</sub> – 0.25	V			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -6.7 mA (1), (2)	V <sub>TT</sub> + 0.475		_	V			

Table 4-	Table 4–16. SSTL-18 Class I Specifications (Part 2 of 2)							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 6.7 mA (1), (2)	_	_	$V_{TT} - 0.475$	٧		

#### Notes to Table 4-16:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section located in the Description, Architecture, and Features chapter in volume 1 of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4–17. SSTL-18 Class II Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V <sub>CCIO</sub>	Output-supply voltage	_	1.71	1.8	1.89	٧	
V <sub>REF</sub>	Reference voltage	_	0.855	0.9	0.945	٧	
$V_{TT}$	Termination voltage	_	V <sub>REF</sub> - 0.04	$V_{REF}$	V <sub>REF</sub> + 0.04	V	
$V_{IH(DC)}$	High-level DC input voltage	_	V <sub>REF</sub> + 0.125	_	_	V	
$V_{IL(DC)}$	Low-level DC input voltage	_	_	_	V <sub>REF</sub> - 0.125	V	
V <sub>IH(AC)</sub>	High-level AC input voltage	_	V <sub>REF</sub> + 0.25	_	_	V	
$V_{IL(AC)}$	Low-level AC input voltage	_	_	_	V <sub>REF</sub> – 0.25	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -13.4 mA (1), (2)	V <sub>TT</sub> – 0.28	_	_	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 13.4 mA (1), (2)	_		0.28	V	

#### Notes to Table 4–17:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section located in the Description, Architecture, and Features chapter in volume 1 of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4–18. SSTL-18 Differential Specifications (Part 1 of 2)							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V <sub>CCIO</sub>	Output-supply voltage	_	1.71	1.8	1.89	V	
$V_{\text{SWING}(DC)}$	DC differential input voltage	_	0.25	_	_	V	

Table 4–18. SSTL-18 Differential Specifications (Part 2 of 2)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
$V_{X(AC)}$	AC differential input cross point voltage	_	$(V_{CCIO/2}) - 0.175$	_	(V <sub>CCIO/2</sub> ) + 0.175	V		
V <sub>SWING(AC)</sub>	AC differential input voltage	_	0.5	_	_	V		
V <sub>ISO</sub>	Input clock signal offset voltage	_	_	0.5 × V <sub>CCIO</sub>	_	٧		
$\Delta V_{ISO}$	Input clock signal offset voltage variation	_	_	± 200	_	٧		
V <sub>OX(AC)</sub>	AC differential cross point voltage	_	(V <sub>CCIO/2</sub> ) – 0.125	_	(V <sub>CCIO/2</sub> ) + 0.125	V		

Table 4-	19. SSTL-2 Class I Spec	ifications				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
$V_{CCIO}$	Output-supply voltage	_	2.375	2.5	2.625	V
$V_{TT}$	Termination voltage	_	V <sub>REF</sub> – 0.04	$V_{REF}$	V <sub>REF</sub> + 0.04	V
$V_{REF}$	Reference voltage	_	1.188	1.25	1.313	V
V <sub>IH (DC)</sub>	High-level input voltage	_	V <sub>REF</sub> + 0.18	_	3.0	V
V <sub>IL (DC)</sub>	Low-level input voltage	_	-0.3	_	V <sub>REF</sub> - 0.18	V
V <sub>IH (AC)</sub>	High-level input voltage	_	V <sub>REF</sub> + 0.35	_	_	V
V <sub>IL (AC)</sub>	Low-level input voltage	_	_	_	V <sub>REF</sub> - 0.35	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8.1 mA (1), (2)	V <sub>TT</sub> + 0.57	_	_	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8.1 mA (1), (2)	_		V <sub>TT</sub> – 0.57	V

#### Notes to Table 4–19:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section of the Description, Architecture, and Features chapter in volume 1 of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4-	Table 4–20. SSTL-2 Class II Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
$V_{CCIO}$	Output-supply voltage	_	2.375	2.5	2.625	٧				
V <sub>TT</sub>	Termination voltage	_	V <sub>REF</sub> - 0.04	$V_{REF}$	V <sub>REF</sub> + 0.04	V				
$V_{REF}$	Reference voltage	_	1.188	1.25	1.313	٧				
V <sub>IH (DC)</sub>	High-level input voltage	_	V <sub>REF</sub> + 0.18	_	V <sub>CCIO</sub> + 0.3	٧				
V <sub>IL (DC)</sub>	Low-level input voltage	_	-0.3	_	V <sub>REF</sub> - 0.18	V				
V <sub>IH (AC)</sub>	High-level input voltage	_	V <sub>REF</sub> + 0.35	_	_	٧				
V <sub>IL (AC)</sub>	Low-level input voltage	_	_	_	V <sub>REF</sub> - 0.35	٧				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -16.4 mA (1), (2)	V <sub>TT</sub> + 0.76	_	_	V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16.4 mA (1), (2)		-	V <sub>TT</sub> – 0.76	V				

#### Notes to Table 4-20:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section located in the Description, Architecture, and Features chapter in volume 1 of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4-21	Table 4–21. SSTL-2 Differential Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output-supply voltage	_	2.375	2.5	2.625	V			
V <sub>SWING (DC)</sub>	DC differential input voltage	_	0.36	_	_	V			
V <sub>X (AC)</sub>	AC differential input cross point voltage	_	$(V_{CCIO/2}) - 0.2$	_	$(V_{CCIO/2}) + 0.2$	V			
V <sub>SWING (AC)</sub>	AC differential input voltage	_	0.7	_	_	V			
V <sub>ISO</sub>	Input clock signal offset voltage	_	_	0.5 × V <sub>CCIO</sub>	_	V			
$\Delta V_{ISO}$	Input clock signal offset voltage variation	_	_	±200	_	V			
V <sub>OX (AC)</sub>	AC differential output cross point voltage	_	(V <sub>CCIO/2</sub> ) - 0.2	_	(V <sub>CCIO/2</sub> ) + 0.2	V			

Table 4–22. 1.5-V HSTL Class I Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
$V_{CCIO}$	Output-supply voltage	_	1.425	1.5	1.575	٧		
$V_{REF}$	Input reference voltage	_	0.713	0.75	0.788	٧		
$V_{TT}$	Termination voltage	_	0.713	0.75	0.788	٧		
V <sub>IH (DC)</sub>	DC high-level input voltage	_	V <sub>REF</sub> + 0.1	_	_	٧		
V <sub>IL (DC)</sub>	DC low-level input voltage	_	-0.3		V <sub>REF</sub> - 0.1	٧		
V <sub>IH (AC)</sub>	AC high-level input voltage	_	V <sub>REF</sub> + 0.2	_	_	٧		
V <sub>IL(AC)</sub>	AC low-level input voltage	_		_	V <sub>REF</sub> - 0.2	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 8 mA (1), (2)	V <sub>CCIO</sub> - 0.4	_	_	٧		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = -8 mA (1), (2)	_	_	0.4	V		

#### Notes to Table 4–22:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section located in the Description, Architecture, and Features chapter in volume 1 of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4-2	Table 4–23. 1.5-V HSTL Class II Specifications (Part 1 of 2)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output-supply voltage	_	1.425	1.5	1.575	V			
V <sub>REF</sub>	Input reference voltage	_	0.713	0.75	0.788	V			
V <sub>TT</sub>	Termination voltage	_	0.713	0.75	0.788	V			
V <sub>IH (DC)</sub>	DC high-level input voltage	_	V <sub>REF</sub> + 0.1	_	_	V			
V <sub>IL (DC)</sub>	DC low-level input voltage	_	-0.3	_	V <sub>REF</sub> - 0.1	V			
V <sub>IH (AC)</sub>	AC high-level input voltage	_	V <sub>REF</sub> + 0.2	_	_	V			
V <sub>IL (AC)</sub>	AC low-level input voltage	_	_	_	V <sub>REF</sub> - 0.2	V			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 16 mA (1), (2)	V <sub>CCIO</sub> - 0.4		_	V			

Table 4-	Table 4–23. 1.5-V HSTL Class II Specifications (Part 2 of 2)							
Symbol	ymbol Parameter Conditions Minimum Typical Maximum Unit							
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = -16 mA (1), (2)	_	_	0.4	V		

#### Notes to Table 4-23:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section of the Description, Architecture, and Features chapter in volume 1 of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4–24. 1.5-V Differential HSTL Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
$V_{CCIO}$	I/O supply voltage	_	1.425	1.5	1.575	V		
V <sub>DIF (DC)</sub>	DC input differential voltage	_	0.2	_	_	V		
V <sub>CM (DC)</sub>	DC common mode input voltage	_	0.68	_	0.9	V		
V <sub>DIF (AC)</sub>	AC differential input voltage	_	0.4	_	_	V		
V <sub>OX (AC)</sub>	AC differential cross point voltage	_	0.68	_	0.9	٧		

Table 4–25. 1.8-V HSTL Class I Specifications (Part 1 of 2)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	Output-supply voltage	_	1.71	1.8	1.89	V		
V <sub>REF</sub>	Input reference voltage	_	0.85	0.9	0.95	V		
V <sub>TT</sub>	Termination voltage	_	0.85	0.9	0.95	V		
V <sub>IH (DC)</sub>	DC high-level input voltage	_	V <sub>REF</sub> + 0.1	_	_	V		
V <sub>IL (DC)</sub>	DC low-level input voltage	_	-0.3	_	V <sub>REF</sub> - 0.1	V		
V <sub>IH(AC)</sub>	AC high-level input	_	V <sub>REF</sub> + 0.2	_	_	V		
V <sub>IL (AC)</sub>	AC low-level input voltage	_	_	_	V <sub>REF</sub> - 0.2	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 8 mA (1), (2)	V <sub>CCIO</sub> - 0.4	_	_	V		

Table 4–25. 1.8-V HSTL Class I Specifications (Part 2 of 2)							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = -8 mA (1), (2)	_	_	0.4	V	

#### Notes to Table 4-25:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section located in the Description, Architecture, and Features chapter of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>CCIO</sub>	Output-supply voltage	_	1.71	1.8	1.89	V
V <sub>REF</sub>	Input reference voltage	_	0.85	0.9	0.95	V
V <sub>TT</sub>	Termination voltage	_	0.85	0.9	0.95	V
V <sub>IH (DC)</sub>	DC high-level input voltage	_	V <sub>REF</sub> + 0.1	_	_	V
V <sub>IL (DC)</sub>	DC low-level input voltage	_	-0.3	_	V <sub>REF</sub> – 0.1	V
V <sub>IH (AC)</sub>	AC high-level input voltage	_	V <sub>REF</sub> + 0.2		_	V
V <sub>IL (AC)</sub>	AC low-level input voltage	_	_	_	V <sub>REF</sub> - 0.2	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 16 mA (1), (2)	V <sub>CCIO</sub> - 0.4	_	_	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = -16 mA (1), (2)	_	_	0.4	V

#### Notes to Table 4-26:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the I/O Structure and Features section located in the Description, Architecture, and Features chapter in volume 1 of the HardCopy Series Devices Handbook.
- (2) Drive strength varies based on pin location. Refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook* for more information.

Table 4–27. 1.8-V Differential HSTL Specifications (Part 1 of 2)								
Symbol	Parameter Conditions Minimum Typical Maximum U							
V <sub>CCIO</sub>	I/O supply voltage	_	1.71	1.8	1.89	V		
V <sub>DIF (DC)</sub>	DC input differential voltage	_	0.2	_	$V_{\rm CCIO}$ + 0.6 V	٧		
V <sub>CM (DC)</sub>	DC common mode input voltage	_	0.78	_	1.12	V		

Table 4–27. 1.8-V Differential HSTL Specifications (Part 2 of 2)								
Symbol	bol Parameter Conditions Minimum Typical Maximum Uni							
$V_{\text{DIF (AC)}}$	AC differential input voltage	_	0.4	_	$V_{\rm CCIO}$ + 0.6 V	V		
V <sub>OX (AC)</sub>	AC differential cross point voltage	1	0.68	_	0.9	V		

# Bus Hold Specifications

Table 4–28 shows the HardCopy II device family's bus hold specifications.

Table 4–28. Bus Hold Parameters										
			V <sub>CCIO</sub> Level							
		1.5	5 V	1.8	8 V	2.5	٧	3.3	3 V	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Low sustaining current	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	25	_	30	_	50	_	70	_	μΑ
High sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-25	_	-30	_	-50	_	-70		μΑ
Low overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	160	_	200	_	300		500	μΑ
High overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-160	_	-200	_	-300	_	-500	μΑ
Bus-hold trip point	_	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

# On-Chip Termination Specifications

Table 4–29 defines the specification for internal termination specification when using series or differential on-chip termination for HC210W devices only.

**Table 4–29. Series On-Chip Termination Specification for I/O Banks Supporting Memory Interface IOEs for HC210W** Notes (1), (2), (3)

			Resistance Tolerance				
Symbol	Description	Conditions	Commercial Max	Industrial Max	Unit		
25 Ω R <sub>S</sub> 3.3/2.5	Internal series termination with calibration (25- $\Omega$ setting)	$V_{CC\ IO} = 3.3/2.5\ V$	± 10	± 15	%		
	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CC IO} = 3.3/2.5 \text{ V}$	± 30	± 30	%		
50 Ω R <sub>S</sub> 3.3/2.5	Internal series termination with calibration (50- $\Omega$ setting)	$V_{CC IO} = 3.3/2.5 \text{ V}$	± 10	± 15	%		
	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CC IO} = 3.3/2.5 \text{ V}$	± 30	± 30	%		
25 Ω R <sub>S</sub> 1.8	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 10	± 15	%		
	Internal series termination without calibration (25- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 30	± 30	%		
50 Ω R <sub>S</sub> 1.8	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 10	± 15	%		
	Internal series termination without calibration (50- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 30	± 30	%		
50 Ω R <sub>S</sub> 1.5	Internal series termination with calibration (50-Ω setting)	V <sub>CC IO</sub> = 1.5 V	± 13	± 15	%		
	Internal series termination without calibration (50- $\Omega$ setting)	V <sub>CC IO</sub> = 1.5 V	± 36	± 36	%		

#### Notes to Table 4-29:

<sup>(1)</sup> For information on which I/O banks support memory interface IOEs, refer to the Description, Architecture, and Features chapter in the HardCopy II Device Family Data Sheet section in volume 1 of the HardCopy Series Handbook.

<sup>(2)</sup> The resistance tolerances for calibrated SOCT and POCT are at the time of initial of calibration. If the temperature or voltage changes over time, the tolerance may also change.

<sup>(3)</sup> This table applies only to the HC210W device.

Tables 4–30 and 4–31 define the specification for internal termination specification when using series or differential on-chip termination.

**Table 4–30.** Series On-Chip Termination Specification for I/O Banks Supporting Memory Interface IOEs Notes (1), (2), (3)

			Resistance Tolerance				
Symbol	Description	Conditions	Commercial Max	Industrial Max	Unit		
25 Ω R <sub>S</sub> 3.3/2.5	Internal series termination with calibration (25- $\Omega$ setting)	$V_{CC IO} = 3.3/2.5 \text{ V}$	± 5	± 10	%		
	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CC IO} = 3.3/2.5 \text{ V}$	± 30	± 30	%		
50 Ω R <sub>S</sub> 3.3/2.5	Internal series termination with calibration (50- $\Omega$ setting)	$V_{CC IO} = 3.3/2.5 \text{ V}$	± 5	± 10	%		
	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CC IO} = 3.3/2.5 \text{ V}$	± 30	± 30	%		
25 Ω R <sub>S</sub> 1.8	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 5	± 10	%		
	Internal series termination without calibration (25- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 30	± 30	%		
50 Ω R <sub>S</sub> 1.8	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 5	± 10	%		
	Internal series termination without calibration (50- $\Omega$ setting)	V <sub>CC IO</sub> = 1.8 V	± 30	± 30	%		
50 Ω R <sub>S</sub> 1.5	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CC IO</sub> = 1.5 V	± 8	± 10	%		
	Internal series termination without calibration (50- $\Omega$ setting)	V <sub>CC IO</sub> = 1.5 V	± 36	± 36	%		

#### Notes to Table 4-30:

<sup>(1)</sup> For information on which I/O banks support memory interface IOEs, refer to the Description, Architecture, and Features chapter in the HardCopy II Device Family Data Sheet section in volume 1 of the HardCopy Series Handbook.

<sup>(2)</sup> The resistance tolerances for calibrated SOCT and POCT are at the time of initial calibration. If the temperature or voltage changes over time, the tolerance may also change.

<sup>(3)</sup> This table applies only to HC210, HC220, HC230 and HC240 devices.

Table 4–31. Series and Differential On-Chip Termination Specification for I/O Banks Supporting High-Speed and General Purpose IOEs Notes (1), (3), (4)

			Resist	ance Toleran	ce
Symbol	Description	Conditions	Commercial Max	Industrial Max	Unit
25 Ω R <sub>S</sub> 3.3/2.5	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.3/2.5 \text{ V}$	± 30	± 30	%
50 Ω R <sub>S</sub> 3.3/2.5/1.8	Internal series termination without calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 3.3/2.5/1.8 V	± 30	± 30	%
50 Ω R <sub>S</sub> 1.5	Internal series termination without calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5 V	± 36	± 36	%
R <sub>D</sub> (2)	Internal differential termination for LVDS or HyperTransport technology	_	± 20	± 25	%

#### Notes to Table 4-31:

- (1) For information on which I/O banks support high-speed IOEs, refer to the *Description, Architecture, and Features* chapter in the *HardCopy II Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook*.
- (2) R<sub>D</sub> is only supported on high-speed IOEs.
- (3) The resistance tolerances for calibrated SOCT and POCT are at the time of initial calibration. If the temperature or voltage changes over time, the tolerance may also change.
- (4) This table applies only to HC210, HC220, HC230, and HC240 devices.

## **Pin Capacitance** Table 4–32 shows the HardCopy II device family's pin capacitance.

Table 4–3	Table 4–32. HardCopy II Device Capacitance Note (1) (Part 1 of 2)										
Symbol	Parameter	HC210W Typical	HC210, HC220, HC230, HC240 Typical	Unit							
$C_{GPIO}$	Input capacitance on I/O pins in I/O banks supporting general-purpose IOEs.	5.7	5.0	pF							
C <sub>MIIO</sub>	Input capacitance on I/O pins in I/O banks supporting memory interface IOEs.	5.7	5.0	pF							
C <sub>HSIO</sub>	Input capacitance on I/O pins in I/O banks supporting high-speed IOEs.	7.2	6.1	pF							
C <sub>CLKTB</sub>	Input capacitance on top/bottom clock input pins CLK[47] and CLK[1215].	6.0	6.0	pF							

Table 4-3	2. HardCopy II Device Capacitance No	te (1) (Part	2 of 2)	
Symbol	Parameter	HC210W Typical	HC210, HC220, HC230, HC240 Typical	Unit
C <sub>CLKLR</sub>	Input capacitance on left/right clock inputs CLK0, CLK2, CLK8, CLK10.	4.3	6.1	pF
C <sub>CLKLR+</sub>	Input capacitance on left/right clock inputs CLK1, CLK3, CLK9, and CLK11.	4.2	3.3	pF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output/feedback pins in PLL banks 9, 10, 11, and 12.	6.9	6.7	pF

Note to Table 4-32:

## Maximum Input Clock Rates

Tables 4–33 and 4–34 show the maximum input clocking rates of HardCopy II I/Os.

I/OStandard	Memory Interface IOEs	High Speed IOEs	General Purpose IOEs	CLK [03, 811]	CLK [47, 1215]	FPLL_CLK	PLL_FB	Unit
LVTTL	500	500	500	500	500	500	500	MHz
2.5 V	500	500	500	500	500	500	500	MHz
1.8 V	500	500	500	500	500	500	500	MHz
1.5 V	500	500	500	500	500	500	500	MHz
LVCMOS	500	500	500	500	500	500	500	MHz
SSTL2 class I	500	_	_	_	500	_	500	MHz
SSTL2 class II	500	_	_	_	500	_	500	MHz
SSTL18 class I	500	_	_	_	500	_	500	MHz
SSTL18 class II	500	_	_	_	500	_	500	MHz
1.5 V HSTL class I	500	_	_	_	500	_	500	MHz
1.5 V HSTL class II	500	_	_	_	500	_	500	MHz
1.8 V HSTL class I	500	_	_	_	500	_	500	MHz
1.8 V HSTL class II	500	_	_	_	500	_	500	MHz
PCI (1)	500	_	500	_	500	_	500	MHz

<sup>(1)</sup> Capacitance is sample-tested only. Capacitance is measured using time-domain reflections (TDR). Measurement accuracy is within  $\pm$  0.5 pF.

Table 4–33. HardCopy II Maximum Input Clock Rates of HC210, HC220, HC230 and HC240 Devices (Part 2 of 2)

I/OStandard	Memory Interface IOEs	High Speed IOEs	General Purpose IOEs	CLK [03, 811]	CLK [47, 1215]	FPLL_CLK	PLL_FB	Unit
PCI-X (1)	500	_	500	_	500	_	500	MHz
Differential SSTL2 class I (2), (3)	500	_	_	_	500		500	MHz
Differential SSTL2 class II (2), (3)	500	_	_	_	500	_	500	MHz
Differential SSTL18 class I (2), (3)	500	_	_	_	500	_	500	MHz
Differential SSTL18 class II (2), (3)	500	_	_	_	500	_	500	MHz
1.8-V Differential HSTL class I (2), (3)	500	_	_	_	500	_	500	MHz
1.8-V Differential HSTL class II (2), (3)	500	_	_	_	500	_	500	MHz
1.5-V Differential HSTL class I (2), (3)	500	_	_	_	500		500	MHz
1.5-V Differential HSTL class II (2), (3)	500	_	_	_	500		500	MHz
LVDS	_	520	_	717	450	717	450	MHz
LVPECL		_	_		450	_	450	MHz
HyperTransport	_	520	_	717	_	717	_	MHz

### Notes to Table 4-33:

- (1) The PCI clamping diode is only supported on the top and bottom I/O pins.
- (2) This I/O standard is only supported on the DQS, CLK, and PLL\_FB input pins.
- (3) For HC210 and HC220, differential HSTL/SSTL input is supported on top/bottom PLL\_FB, the top clock pins and DQS pins located on the top I/Os.

Table 4-34. HardCopy II Maxi	Table 4–34. HardCopy II Maximum Input Clock Rates of HC210W Devices Note (3) (Part 1 of 2)								
I/O Standard	Memory Interface IOEs	High Speed IOEs	General Purpose IOEs	CLK [03, 811]	CLK [47, 1215]	FPLL_C LK	PLL_FB	Unit	
LVTTL	350	350	350	350	350	350	350	MHz	
2.5-V LVTTL/LVCMOS	350	350	350	350	350	350	350	MHz	
1.8-V LVTTL/LVCMOS	350	350	350	350	350	350	350	MHz	
1.5-V LVTTL/LVCMOS	270	270	270	270	270	270	270	MHz	
LVCMOS	350	350	350	350	350	350	350	MHz	
SSTL2 class I	350	_	_	_	350	_	350	MHz	
SSTL2 class II	350	_	_	_	350	_	350	MHz	
SSTL18 class I	350	_	_	_	350	_	350	MHz	
SSTL18 class II	350	_	_	_	350	_	350	MHz	
1.5-V HSTL class I	350	_	_	_	350	_	350	MHz	
1.5-V HSTL class II	350	_	_	_	350	_	350	MHz	
1.8-V HSTL class I	350	_	_	_	350	_	350	MHz	
1.8-V HSTL class II	350	_	_	_	350	_	350	MHz	
PCI (1)	315	_	315	_	315	_	315	MHz	
PCI-X (1)	315	_	315	_	315	_	315	MHz	
Differential SSTL2 class I (2)	_	_	_	_	350	_	350	MHz	
Differential SSTL2 class II (2)	_	_	_	_	350	_	350	MHz	
Differential SSTL18 class I (2)	_	_	_	_	350	_	350	MHz	
Differential SSTL18 class II (2)	_	_	_	_	350	_	350	MHz	
1.8-V differential HSTL class I (2)	_	_	_	_	350	_	350	MHz	
1.8-V differential HSTL class II (2)	_	_	_	_	350	_	350	MHz	
1.5-V differential HSTL class I (2)	_	_	_	_	350	_	350	MHz	
1.5-V differential HSTL class II (2)	_	_	_	_	350	_	350	MHz	
LVDS	_	320	_	320	320	320	320	MHz	
LVPECL	_	_	_	_	320	_	320	MHz	

Table 4–34. HardCopy II Maximum Input Clock Rates of HC210W Devices Note (3) (Part 2 of 2)										
I/O Standard Memory High General CLK CLK FPLL_C Interface Speed Purpose [03, [47, LK] LK PLL_FB Unit										
HyperTransport	HyperTransport — 320 — 320 — MHz									

### Notes to Table 4-34:

- (1) The PCI clamping diode is only supported on the top and bottom I/O pins.
- (2) For HC210W, differential HSTL/SSTL input is supported on the top clock pins, the DQS pins on the top I/O banks and top/bottom PLL FB input pins.
- (3) These numbers are preliminary and pending further silicon characterization.

## Maximum Output Clock Rates

Tables 4–35 and 4–36 show the maximum output toggle rates of HardCopy II I/O's for all available drive strengths.

Table 4–35. Ha Note (1) (Part 1		aximum Out	put Clock	Rate of H	C210, HC	220, HC23	30 and HC	240 Devices	;
I/O Ctondovd	Drive	Memory Interface IOEs	High	General 10	•	CLK [0,	CLK	DI OUT	lla:t
I/O Standard	Strength		Speed IOEs	Bottom Column	Right Row	2, 8, 10] <i>(2)</i>	[47, 1215]	PLL_OUT	Unit
3.3-V LVTTL	4 mA	225	225	225	225	225	225	225	MHz
	8 mA	355	355	355	355	355	355	355	MHz
	12 mA	475	475	475	475	475	475	475	MHz
	16 mA	594	_	_	_	_	594	594	MHz
	20 mA	700	_	_	_	_	700	700	MHz
	24 mA (3)	794	_	_	_	_	794	794	MHz
3.3-V LVCMOS	4 mA	250	250	250	250	250	250	250	MHz
	8 mA	480	480	480	480	480	480	480	MHz
	12 mA	710	_	_	_	_	710	710	MHz
	16 mA	925	_	_	_	_	925	925	MHz
	20 mA	985	_	_	_	_	985	985	MHz
	24 mA (3)	1040	_	_	_	_	1040	1040	MHz

Table 4–35. HardCopy II Maximum Output Clock Rate of HC210, HC220, HC230 and HC240 Devices Note (1) (Part 2 of 5)

I/O Standard	Drive	Memory Interface	High	General 10	•	CLK [0, 2, 8,	CLK	DLI OUT	Unit
i/O Stalluaru	Strength	IOEs	Speed IOEs	Bottom Column	Right Row	10] <i>(2)</i>	[47, 1215]	PLL_OUT	UIIIL
2.5-V	4 mA	194	194	194	194	194	194	194	MHz
LVTTL / LVCMOS	8 mA	380	380	380	380	380	380	380	MHz
LVOIVICO	12 mA	575	575	575	575	575	575	575	MHz
	16 mA (3)	845	_	_		_	845	845	MHz
1.8-V	2 mA	109	109	109	109	109	109	109	MHz
LVTTL / LVCMOS	4 mA	250	250	250	250	250	250	250	MHz
LV OIVIOU	6 mA	390	390	390	390	390	390	390	MHz
	8 mA	570	570	570	570	570	570	570	MHz
	10 mA	805	_	_	_	_	805	805	MHz
	12 mA (3)	1040	_	_	_	_	1040	1040	MHz
1.5-V	2 mA	200	200	200	200	200	200	200	MHz
LVTTL / LVCMOS	4 mA	370	370	370	370	370	370	370	MHz
LVOIVIOS	6 mA	430	_	_	_	_	430	430	MHz
	8 mA (3)	495	_	_	_	_	495	495	MHz
SSTL2	8 mA	300	_	_	_	_	300	300	MHz
class I	12 mA (3)	400	_	_	_	_	400	400	MHz
SSTL2	16 mA	350	_	_	_	_	350	350	MHz
class II	20 mA	350	_	_	_	_	350	350	MHz
	24 mA (3)	400	_	_	_	_	400	400	MHz
SSTL18	4 mA	150	_	_	_	_	150	150	MHz
class I	6 mA	250	_	_		_	250	250	MHz
	8 mA	300	_	_	_	_	300	300	MHz
	10 mA	400	_	_	_	_	400	400	MHz
	12 mA (3)	550	_	_	_	_	550	550	MHz
SSTL18	8 mA	200	_	_	_	_	200	200	MHz
class II	16 mA	350	_	_	_	_	350	350	MHz
	18 mA	400	_	_	_	_	400	400	MHz
	20 mA (3)	500	_	_	_	_	500	500	MHz

Table 4–35. HardCopy II Maximum Output Clock Rate of HC210, HC220, HC230 and HC240 Devices Note (1) (Part 3 of 5)

I/O Standard	Drive	Memory Interface	High Speed	General 10	-	CLK [0, 2, 8,	CLK [47,	PLL OUT	Unit
1/O Standard	Strength	IOEs	IOEs	Bottom Column	Right Row	10] (2)	1215]	FLL_001	Oiiit
1.8-V HSTL	4 mA	300	_	_	_	_	300	300	MHz
class I	6 mA	450	_	_	_	_	450	450	MHz
	8 mA	600	_	_	_	_	600	600	MHz
	10 mA	650	_	_	_	_	650	650	MHz
	12 mA (3)	700	_	_	_	_	700	700	MHz
1.8-V HSTL	16 mA	500	_	_	_	_	500	500	MHz
class II	18 mA	500	_	_	_	_	500	500	MHz
	20 mA (3)	550	_	_	_	_	550	550	MHz
1.5-V HSTL	4 mA	300	_	_	_	_	300	300	MHz
class I	6 mA	500	_	_	_	_	500	500	MHz
	8 mA	650	_	_	_	_	650	650	MHz
	10 mA	700	_	_	_	_	700	700	MHz
	12 mA (3)	700	_	_	_	_	700	700	MHz
1.5-V HSTL	16 mA	600	_	_	_	_	600	600	MHz
class II	18 mA	600	_	_	_	_	600	600	MHz
	20 mA (3)	650	_	_	_	_	650	650	MHz
PCI (4)	_	790	_	790	_	_	790	790	MHz
PCI-X (4)	_	790	_	790	_	_	790	790	MHz
LVDS	_	_	717	_	_	_	_	400	MHz
HyperTransport	_	_	717	_	_	_	_	_	MHz
LVPECL	_		_	_	_	_	_	400	MHz
Differential	8 mA	300	_	_	_	_	300	300	MHz
SSTL2 class I (5)	12 mA (3)	400	_	_	_	_	400	400	MHz
Differential	16 mA	350	_	_	_	_	350	350	MHz
SSTL2 class II	20 mA (3)	350					350	350	MHz
	24 mA (3)	400	_	_	_	_	400	400	MHz

Table 4–35. HardCopy II Maximum Output Clock Rate of HC210, HC220, HC230 and HC240 Devices Note (1) (Part 4 of 5)

I/O Standard	Drive	Memory Interface	High	General 10	•	CLK [0, 2, 8,	CLK [47,	PLL_OUT	Unit
i/O Stanuaru	Strength	IOEs	Speed IOEs	Bottom Column	Right Row	<b>10</b> ] <i>(2)</i>	1215]	PLL_UU1	UIIIL
Differential	4 mA	150	_	_	_		150	150	MHz
SSTL18 class I (5)	6 mA	250	_	_	_	_	250	250	MHz
(0)	8 mA	300	_	_	_	_	300	300	MHz
	10 mA	400	_	_	_	_	400	400	MHz
	12 mA (3)	550	_	_	_	_	550	550	MHz
Differential	8 mA	200	_	_	_	_	200	200	MHz
SSTL18 class II	16 mA	350	_	_	_	_	350	350	MHz
(3)	18 mA	400	_	_	_	_	400	400	MHz
	20 mA (3)	500	_	_	_	_	500	500	MHz
1.8-V differential	4 mA	300	_	_	_	_	300	300	MHz
HSTL class I (5)	6 mA	450	_	_	_	_	450	450	MHz
(0)	8 mA	600	_	_	_	_	600	600	MHz
	10 mA	650	_	_	_	_	650	650	MHz
	12 mA (3)	700	_	_	_	_	700	700	MHz
1.8-V differential	16 mA	500	_	_	_	_	500	500	MHz
HSTL class II (5)	18 mA	500	_	_	_	_	500	500	MHz
(3)	20 mA (3)	550	_	_	_	_	550	550	MHz
1.5-V differential	4 mA	300	_	_	_	_	300	300	MHz
HSTL class I (5)	6 mA	500	_	_	_	_	500	500	MHz
(0)	8 mA	650	_	_	_	_	650	650	MHz
	10 mA	700	_	_	_	_	700	700	MHz
	12 mA (3)	700				_	700	700	MHz

Table 4–35. HardCopy II Maximum Output Clock Rate of HC210, HC220, HC230 and HC240 Devices Note (1) (Part 5 of 5)

I/O Standard	Drive	Memory Interface	High Speed	General 10	Purpose Es	CLK [0, 2, 8,	CLK [47,	PLL_OUT	Unit
i/U Standard	Strength	ngth 10Es	IOEs	Bottom Column	Right Row	10] (2)	1215]	TLL_UUT	Uill
1.5-V differential	16 mA	600	_	_	_	_	600	600	MHz
HSTL class II (5)	18 mA	600	_	_	_	_	600	600	MHz
(0)	20 mA (3)	650	_	_	_	_	650	650	MHz

#### Notes to Table 4-35:

- (1) The toggle rate applies to 0 pF output load for all I/O standards except for LVDS and HyperTransport technology on row I/O pins. For LVDS and HyperTransport technology on row I/O pins, the toggle rates apply to load from 0 to 5 pF.
- (2) CLK [1, 3, 9, 11] and FPLL\_CLK are dedicated input clocks, and are excluded from this table.
- (3) This is the default setting in the Quartus<sup>®</sup> II software if supported by the pin location.
- (4) The PCI clamping diode is only supported on the top and bottom I/O pins.
- (5) Like Stratix II devices, differential HSTL and SSTL is supported only on the column CLK, PLL\_OUT and memory interface DQS IOE pins. For HC210 and HC220, only the top column clock pins support Differential HSTL and SSTL.

Table 4–36. Hard	Copy II Max	imum Outpu	it Clock R	ate for HC	210W De	vices N	otes (1) <b>,</b> (	6) (Part 1 d	of 4)
I/O Standard	Drive	Memory Interface	High Speed		Purpose Es	CLK [0, 2, 8,	CLK [47,	PLL_OUT	Unit
i/O Stanuaru	Strength	IOEs	IOEs	Bottom Column	Right Row	10] (2)	1215]	FLL_001	J.III
3.3-V LVTTL	4 mA	100	100	100	100	100	100	100	MHz
	8 mA	170	170	170	170	170	170	170	MHz
	12 mA	230	230	230	230	230	230	230	MHz
	16 mA	240		_		_	240	240	MHz
	20 mA	280		_		_	280	280	MHz
	24 mA (3)	300		_		_	300	300	MHz
3.3-V LVCMOS	4 mA	175	175	175	175	175	175	175	MHz
	8 mA	230	230	230	230	230	230	230	MHz
	12 mA	260	_	_	_	_	260	260	MHz
	16 mA	270		_			270	270	MHz
	20 mA	290	_	_	_	_	290	290	MHz
	24 mA (3)	310	_	_	_	_	310	310	MHz

Table 4–36. Hard	Copy II Max	imum Outpu	ut Clock R	ate for HC	210W Dei	vices N	otes (1), (	6) (Part 2 (	of 4)
I/O Standard	Drive	Memory Interface	High Speed		Purpose Es	CLK [0, 2, 8,	CLK [47,	PLL_OUT	Unit
1/O Stanuaru	Strength	IOEs	IOEs	Bottom Column	Right Row	10] (2)	1215]	FLL_001	UIIIL
2.5-V	4 mA	136	136	136	136	136	136	136	MHz
LVTTL / LVCMOS	8 mA	230	230	230	230	230	230	230	MHz
	12 mA	370	370	370	370	370	370	370	MHz
	16 mA (3)	405	_	_	_	_	405	405	MHz
1.8-V	2 mA	77	77	77	77	77	77	77	MHz
LVTTL / LVCMOS	4 mA	150	150	150	150	150	150	150	MHz
	6 mA	180	180	180	180	180	180	180	MHz
	8 mA	200	200	200	200	200	200	200	MHz
	10 mA	250	_	_		_	250	250	MHz
	12 mA (3)	290	_	_	-	_	290	290	MHz
1.5-V	2 mA	60	60	60	60	60	60	60	MHz
LVTTL / LVCMOS	4 mA	110	110	110	110	110	110	110	MHz
	6 mA	150	_	_		_	150	150	MHz
	8 mA (3)	190	_	_	-	_	190	190	MHz
SSTL2 class I	8 mA	210	_	_	-	_	210	210	MHz
	12 mA (3)	280	_	_		_	280	280	MHz
SSTL2 class II	16 mA	245	_	_	-	_	245	245	MHz
	20 mA	245	_	_	-	_	245	245	MHz
	24 mA (3)	280	_	_		_	280	280	MHz
SSTL18 class I	4 mA	105	_	_		_	105	105	MHz
	6 mA	175	_	_		_	175	175	MHz
	8 mA	210	_	_	_	_	210	210	MHz
	10 mA	220	_	_	_	_	220	220	MHz
	12 mA (3)	230	_	_	_	_	230	230	MHz
SSTL18 class II	8 mA	140	_	_	_	_	140	140	MHz
	16 mA	220	_	_	_	_	220	220	MHz
	18 mA	220	_	_	_	_	220	220	MHz
	20 mA (3)	350	_	_	_	_	350	350	MHz

I/O Standard	Drive	Memory	High Speed		Purpose Es	CLK [0,	CLK [47,	DI L OUT	Unit
I/O Standard	Strength	Interface IOEs	Speed IOEs	Bottom Column	Right Row	2, 8, 10] <i>(2)</i>	1215]	PLL_OUT	Unit
1.8-V HSTL class I	4 mA	210	_	_	_	_	210	210	MHz
	6 mA	210	_	_	_	_	210	210	MHz
	8 mA	220	_	_	_	_	220	220	MHz
	10 mA	250	_	_	_	_	250	250	MHz
	12 mA (3)	270	_	_	_	_	270	270	MHz
1.8-V HSTL class	16 mA	190		_	_	_	190	190	MHz
II	18 mA	200		_	_	_	200	200	MHz
	20 mA (3)	210		_	_	_	210	210	MHz
1.5-V HSTL class I	4 mA	150		_	_	_	150	150	MHz
	6 mA	160		_	_	_	160	160	MHz
	8 mA	170		_	_	_	170	170	MHz
	10 mA	180		_	_	_	180	180	MHz
	12 mA (3)	190		_	_	_	190	190	MHz
1.5-V HSTL class	16 mA	170		_	_	_	170	170	MHz
II	18 mA	170		_	_	_	170	170	MHz
	20 mA (3)	170		_	_	_	170	170	MHz
PCI (4)	_	315		315	_	_	315	315	MHz
PCI-X (4)	_	315		315	_	_	315	315	MHz
LVDS		_	320	_	_	_	_	280	MHz
HyperTransport	_	_	320	_	_	_	_	_	MHz
LVPECL	_	_	_	_	_	_	_	280	MHz
Differential SSTL2	8 mA	210		_	_	_	210	210	MHz
class I (5)	12 mA (3)	280		_	_	_	280	280	MHz
Differential SSTL2	16 mA	245		_	_	_	245	245	MHz
class II (5)	20 mA	245	_	_	_	_	245	245	MHz
	24 mA (3)	280	_	_	_	_	280	280	MHz
Differential	4 mA	105	_	_	_	_	105	105	MHz
SSTL18 class I (5)	6 mA	175	_	_	_	_	175	175	MHz
	8 mA	210	_	_	_	_	210	210	MHz
	10 mA	220	_	_	_	_	220	220	MHz
	12 mA (3)	230		_	_	_	230	230	MHz

Table 4–36. Hard	Table 4–36. HardCopy II Maximum Output Clock Rate for HC210W Devices       Notes (1), (6) (Part 4 of 4)											
I/O Standard	Drive	Memory Interface	High Speed	General 10	Purpose Es	CLK [0, 2, 8,	CLK [47,	PLL OUT	Unit			
1/O Otaliuaru	Strength	IOEs	IOEs	Bottom Column	Right Row	10] (2)	1215]	1 LL_001	Oiiit			
Differential	8 mA	140	_	_	_	_	140	140	MHz			
SSTL18 class II (5)	16 mA	220	_	_	_	_	220	220	MHz			
	18 mA	220	_	_	_	_	220	220	MHz			
	20 mA (3)	220	_	_	_	_	220	220	MHz			
1.8-V differential	4 mA	210	_	_	_	_	210	210	MHz			
HSTL class I (5)	6 mA	210	_	_	_	_	210	210	MHz			
	8 mA	220	_	_		_	220	220	MHz			
	10 mA	250	_	_	_	_	250	250	MHz			
	12 mA (3)	270	_	_	_	_	270	270	MHz			
1.8-V differential	16 mA	190	_	_		_	190	190	MHz			
HSTL class II (5)	18 mA	200	_	_	_	_	200	200	MHz			
	20 mA (3)	210	_	_	_	_	210	210	MHz			
1.5-V differential	4 mA	150	_	_	_	_	150	150	MHz			
HSTL class I (5)	6 mA	160	_	_		_	160	160	MHz			
	8 mA	170	_	_	_	_	170	170	MHz			
	10 mA	180	_	_	_	_	180	180	MHz			
	12 mA (3)	190	_	_	_	_	190	190	MHz			
1.5-V differential	16 mA	170	_	_	_	_	170	170	MHz			
HSTL class II (5)	18 mA	170	_	_	_	_	170	170	MHz			
	20 mA (3)	170	_	_	_	_	170	170	MHz			

#### Notes to Table 4-36:

- (1) The toggle rate applies to 0 pF output load for all I/O standards except for LVDS and HyperTransport technology on row I/O pins. For LVDS and HyperTransport technology on row I/O pins, the toggle rates apply to load from 0 to 5 pF.
- (2) CLK [1, 3, 9, 11] and FPLL CLK are dedicated input clocks, and excluded from this table.
- (3) This is the default setting in the Quartus II software if supported by the pin location.
- (4) The PCI clamping diode is only supported on the top and bottom I/O pins.
- (5) Like Stratix II devices, differential HSTL and SSTL is supported only on the column CLK, PLL\_OUT and memory interface DQS IOE pins. For HC210 and HC220, only the top column clock pins support Differential HSTL and SSTL.
- (6) These numbers are preliminary and pending further silicon characterization.

Tables 4–37 and 4–38 show the maximum output toggle rates of HardCopy II I/Os using OCT.

Table 4–37. HardCopy II Maximum Output Clock Rate for HC210, HC220, HC230 and HC240 Devices (OCT) Note (1) (Part 1 of 2)

. , ,	,			T	_				
I/O Standard	Drive	Memory Interface	High Speed		Purpose Es	CLK [0, 2, 8,	CLK [47,	PLL_OUT	Unit
i, o otaniaara	Strength	IOEs	IOEs	Bottom Column	Right Row	10] (2)	1215]	1 22_001	Oiiit
3.3-V LVTTL	OCT 50 $\Omega$	400	400	400	400	400	400	400	MHz
2.5-V LVTTL	OCT 50 $\Omega$	350	350	350	350	350	350	350	MHz
1.8-V LVTTL	OCT 50 $\Omega$	550	550	550	550	550	550	550	MHz
3.3-V LVCMOS	OCT 50 $\Omega$	350	350	350	350	350	350	350	MHz
1.5-V LVCMOS	OCT 50 $\Omega$	450	450	450	450	450	450	450	MHz
SSTL-2 Class I	OCT 50 $\Omega$	500	_	_	_	_	500	500	MHz
SSTL-2 Class II	OCT 25 $\Omega$	550	_	_	_	_	550	550	MHz
SSTL-18 Class I	OCT 50 $\Omega$	400	_	_	_	_	400	400	MHz
SSTL-18 Class II	OCT 25 $\Omega$	500	_	_	_	_	500	500	MHz
1.5-V HSTL Class I	OCT 50 $\Omega$	550	_		_	_	550	550	MHz
1.8-V HSTL Class I	OCT 50 Ω	600	_	_	_	_	600	600	MHz
1.8-V HSTL Class II	OCT 50 Ω	500	_	_	_	_	500	500	MHz
Differential SSTL-2 Class I	OCT 50 Ω	500	_	_	_	_	500	500	MHz
Differential SSTL-2 Class II	OCT 25 Ω	550	_	_	_	_	550	550	MHz
Differential SSTL-18 Class I	OCT 50 Ω	400	_	_	_	_	400	400	MHz
Differential SSTL-18 Class II	OCT 25 Ω	500	_	_	_	_	500	500	MHz
1.8-V Differential HSTL Class I (3)	OCT 50 Ω	600	_	_	_	_	600	600	MHz
1.8-V Differential HSTL Class II (3)	OCT 25 Ω	500	_	_	_	_	500	500	MHz

Table 4–37. HardCopy II Maximum Output Clock Rate for HC210, HC220, HC230 and HC240 Devices (OCT) Note (1) (Part 2 of 2)

I/O Standard	Drive	Memory Interface	High Speed		Purpose Es	CLK [0, 2, 8,	CLK [47.	PLL OUT	Unit
i/O Standard	Strength	IOEs	IOEs	Bottom Column	Right Row	10] (2)	1215]	TEE_001	UIII
1.5-V Differential HSTL Class I (3)	OCT 50 Ω	550	_	_	_	_	550	550	MHz

#### Notes to Table 4-37:

- (1) The toggle rate applies to 0 pF output load for all I/O standards except for LVDS and HyperTransport technology on row I/O pins. For LVDS and HyperTransport technology on row I/O pins, the toggle rates apply to load from 0 to 5 pF.
- (2) CLK [1, 3, 9, 11] and FPLL\_CLK are dedicated input clocks, and excluded from this table.
- (3) Like Stratix II devices, differential HSTL and SSTL is supported only on the column CLK, PLL\_OUT and memory interface DQS IOE pins. For HC210 and HC220, only the top column clock pins support Differential HSTL and SSTL.

Table 4–38. Hai	rdCopy II Ma	ximum Outp	ut Clock I	Rate for HO	C210W us	ing OCT	Notes (1)	, (4) (Part	1 of 2)
I/O Standard	Drive	Memory Interface	High	General IO	Purpose Es	CLK [0,	CLK	DI OUT	Unit
i/O Standard	Strength	IOEs	Speed IOEs	Bottom Column	Right Row	2, 8, 10] <i>(2)</i>	[47, 1215]	PLL_OUT	Unit
3.3-V LVTTL	OCT 50 $\Omega$	280	280	280	280	280	280	280	MHz
2.5-V LVTTL	OCT 50 $\Omega$	245	245	245	245	245	245	245	MHz
1.8-V LVTTL	OCT 50 $\Omega$	290	290	290	290	290	290	290	MHz
3.3-V LVCMOS	OCT 50 Ω	245	245	245	245	245	245	245	MHz
1.5-V LVCMOS	OCT 50 Ω	190	190	190	190	190	190	190	MHz
SSTL-2 Class I	OCT 50 $\Omega$	280	_	_	_	_	280	280	MHz
SSTL-2 Class II	OCT 25 Ω	280	_	_	_	_	280	280	MHz
SSTL-18 Class I	OCT 50 Ω	230	_	_	_	_	230	230	MHz
SSTL-18 Class II	OCT 25 Ω	220	_	_	_	_	220	220	MHz
1.5-V HSTL Class I	OCT 50 Ω	190	_	_	_	_	190	190	MHz
1.8-V HSTL Class I	OCT 50 Ω	270	_	_	_	_	270	270	MHz
1.8-V HSTL Class II	OCT 50 Ω	210	_	_	_	_	210	210	MHz

Table 4–38. Hai	dCopy II Ma	ximum Outp	ut Clock I	Rate for HO	C210W us	ing OCT	Notes (1)	, (4) (Part	2 of 2)
I/O Stondord	Drive	Memory	High	General 10	Purpose Es	CLK [0,	CLK	DI OUT	llmiå
I/O Standard	Strength	Interface IOEs	Speed IOEs	Bottom Column	Right Row	2, 8, 10] <i>(2)</i>	[47, 1215]	PLL_OUT	Unit
Differential SSTL-2 Class I	OCT 50 Ω	280	_	_	_	_	280	280	MHz
Differential SSTL-2 Class II	OCT 25 Ω	280	_	_	_	_	280	280	MHz
Differential SSTL-18 Class I	OCT 50 Ω	230	_	_	_	_	230	230	MHz
Differential SSTL-18 Class II (3)	OCT 25 Ω	220	_	_	_	_	220	220	MHz
1.8-V Differential HSTL Class I (3)	OCT 50 Ω	270	_	_	_	_	270	270	MHz
1.8-V Differential HSTL Class II (3)	OCT 25 Ω	210	_	_	_	_	210	210	MHz
1.5-V Differential HSTL Class I (3)	OCT 50 Ω	190		_	_	_	190	190	MHz

#### Notes to Table 4–38:

- (1) The toggle rate applies to 0 pF output load for all I/O standards except for LVDS and HyperTransport technology on row I/O pins. For LVDS and HyperTransport technology on row I/O pins, the toggle rates apply to load from 0 to 5 pF.
- (2) CLK [1, 3, 9, 11] and FPLL\_CLK are dedicated input clocks, and excluded from this table.
- (3) Like Stratix II devices, differential HSTL and SSTL is supported only on the column CLK, PLL\_OUT and memory interface DQS IOE pins. For HC210 and HC220, only the top column clock pins support differential HSTL and SSTL.
- (4) These numbers are preliminary and pending further silicon characterization.

# HighSpeed I/O Specifications

Table 4–39 provides high-speed timing specifications definitions.

Table 4–39. HighSpeed Timing Specifications and Definitions (Part 1 of 2)							
HighSpeed Timing Specifications Definitions							
t <sub>C</sub> Highspeed receiver/transmitter input and output clock period.							
f <sub>HSCLK</sub> Highspeed receiver/transmitter input and output clock frequency.							
J De-serialization factor (width of parallel data bus).							

Table 4–39. HighSpeed Timing Spe	cifications and Definitions (Part 2 of 2)
HighSpeed Timing Specifications	Definitions
w	PLL multiplication factor
t <sub>RISE</sub>	Low-to-high transmission time.
t <sub>FALL</sub>	High-to-low transmission time.
Timing unit interval (TUI)	The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency × Multiplication Factor) = tC/w).
f <sub>HSDR</sub>	Maximum/minimum LVDS data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA.
f <sub>HSDRDPA</sub>	Maximum/minimum LVDS data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.
Channel-to-channel skew (TCCS)	The timing difference between the fastest and slowest output edges, including tCO variation and clock skew. The clock is included in the TCCS measurement.
Sampling window (SW)	The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window.
Input jitter (peak-to-peak)	Peak-to-peak input jitter on highspeed PLLs.
Output jitter (peak-to-peak)	Peak-to-peak output jitter on highspeed PLLs.
t <sub>DUTY</sub>	Duty cycle on highspeed transmitter output clock.
t <sub>LOCK</sub>	Lock time for highspeed transmitter and receiver PLLs.

Table 4–40 shows the high-speed I/O timing specifications for HC210W F484 WireBond devices.

Table 4–40. HardCopy	II High-Speed I/O Specifications for HC210W Devi	ce Not	es (1),	(2) <b>(Pa</b>	rt 1 of 2)
Symbol	Conditions	Min	Тур	Max	Unit
f <sub>HSCLK</sub> (clock frequency) f <sub>HSCLK</sub> = f <sub>HSDR</sub> / W	W = 2 to 32 (LVDS, HyperTransport technology) (3)	16	_	320	MHz
	W = 1 (SERDES bypass, LVDS only)	16	_	320	MHz
	W = 1 (SERDES used, LVDS only)	150	_	320	MHz
f <sub>HSDR</sub> (data rate)	J = 4 to 10 (LVDS, HyperTransport technology)	150	_	640	Mbps
	J = 2 (LVDS, HyperTransport technology)	(4)	_	640	Mbps
	J = 1 t(LVDS only)	(4)	_	320	Mbps
f <sub>HSDRDPA</sub> (DPA data rate)	J = 4 to 10 (LVDS, HyperTransport technology)	150	_	640	Mbps
TCCS	All differential standards	_	_	240	ps
SW	All differential standards	400	_	_	ps
Output jitter	_		_	(5)	ps

Symbol		Conditions		Min	Тур	Max	Unit
Output t <sub>RISE</sub>	All differe	ential I/O standa	rds	_	_	(5)	ps
Output t <sub>FALL</sub>	All differe	All differential I/O standards					ps
t <sub>DUTY</sub>	_						%
DPA run length	_	_	_	_	_	6,400	UI
DPA jitter tolerance (peak-to-peak)	_	_	_	(5)	_	_	UI
DPA lock time	Standard	Training Pattern	Transition Density		_	_	Number of repetitions
	_	_	_	_	_	_	
	SPI4	000000000 1111111111	10%	(5)	_	_	
	Parallel Rapid I/O	10010000	25%	(5)	_	_	
	_	10010000	50%	(5)	_	_	
	Miscellaneous	10101010	100%	(5)	_	_	
	_	10101010	_	(5)	_	_	

#### *Notes to Table 4–40:*

- (1) These numbers are preliminary and pending further silicon characterization.
- (2) When J = 4 to 10, the SERDES block is used. When J = 1 or 2, the SERDES block is bypassed.
- (3) The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150 ≤ input clock frequency × W ≤ 640.
- (4) The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and the clock routing resource (global, regional, or local) used. The I/O differential buffer and input register do not have a minimum toggle rate.
- (5) Contact the Altera Applications Group for more information.

Table 4–41 shows the high-speed I/O timing specifications for HC210, HC220, HC230 and HC240 HardCopy II devices.

Table 4-41. HardCopy II High-Speed I/O Specifications for HC210, HC220, HC230 and HC240 Devices Note (1) (Part 1 of 2)						
Symbol	Conditions	Min	Тур	Max	Unit	
$f_{HSCLK}$ (clock frequency) $f_{HSCLK} = f_{HSDR} / W$	W = 2 to 32 (LVDS, HyperTransport technology) (2)	16	_	520	MHz	
	W = 1 (SERDES bypass, LVDS only)	16	_	500	MHz	
	W = 1 (SERDES used, LVDS only)	150	_	717	MHz	

*Table 4–41.* HardCopy II High-Speed I/O Specifications for HC210, HC220, HC230 and HC240 Devices *Note (1)* (*Part 2 of 2*)

Symbol		Conditions		Min	Тур	Max	Unit
f <sub>HSDR</sub> (data rate)	J = 4 to 10 (LVDS,	HyperTransport	technology)	150	_	1,040	Mbps
	J = 2 (LVDS, Hy	J = 2 (LVDS, HyperTransport technology)			_	760	Mbps
	J =	J = 1 (LVDS only)			_	500	Mbps
f <sub>HSDRDPA</sub> (DPA data rate)	J = 4 to 10 (LVDS,	J = 4 to 10 (LVDS, HyperTransport technology)			_	1,040	Mbps
TCCS	All diffe	erential standard	S	_	_	200	ps
SW	All diffe	erential standard	S	330	_	_	ps
Output jitter		_		_	_	190	ps
Output t <sub>RISE</sub>	All differe	ential I/O standa	rds	_	_	160	ps
Output t <sub>FALL</sub>	All differential I/O standards				_	180	ps
t <sub>DUTY</sub>	_				50	55	%
DPA run length		_				6,400	UI
DPA jitter tolerance (peak-to-peak)		_		0.44	_	_	UI
DPA lock time	Standard	Training Pattern	Transition Density	_	_	_	Number of repetitions
	_	_	_	_	_	_	
	SPI4	000000000 1111111111	10%	256	_	_	
	Parallel Rapid I/O	10010000	25%	256	_	_	
	_	10010000	50%	256	_	_	
	Miscellaneous	10101010	100%	256	_	_	
	_	10101010	_	256	_	_	

### *Notes to Table 4–41:*

- (1) When J = 4 to 10, the SERDES block is used. When J = 1 or 2, the SERDES block is bypassed.
- (2) The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150 ≤ input clock frequency × W ≤ 1,040.
- (3) The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and the clock routing resource (global, regional, or local) used. The I/O differential buffer and input register do not have a minimum toggle rate.

# PLL Timing Specifications

Tables 4–42 and 4–43 describe the HardCopy II PLL specifications when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (–40° to 100° C), except for the clock switchover feature. Like the Stratix II devices, the clock switchover feature is only supported from the 0° to 100° C junction temperature range.

Name	Description	Min	Тур	Max	Unit
f <sub>IN</sub>	Input clock frequency for HC210, HC220, HC230 and HC240 devices	2	_	500	MHz
	Input clock frequency for the HC210W device	2	_	320 (1)	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	2	_	420	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	40	_	60	%
f <sub>EINDUTY</sub>	External feedback input clock duty cycle	40	_	60	%
t <sub>INJITTER</sub>	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth ≤ 0.85 MHz	_	0.5	_	ns (pp)
	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth > 0.85 MHz	_	1	_	ns (pp)
toutjitter	Dedicated clock output period jitter for HC210, HC220, HC230 and HC240 devices	_	_	250 ps for ≥ 100 MHz outclk 25 mUI for < 100 MHz outclk	ps or mUI
	Dedicated clock output period jitter for HC210W device	_	_	300 ps for ≥ 100 MHz outclk 30 mUI for < 100 MHz outclk	ps or mUI
t <sub>FCOMP</sub>	External feedback compensation time	1	_	10	ns
$f_{OUT}$	Output frequency for internal global or regional clock	1.5 (2)	_	550	MHz
toutduty	Duty cycle for external clock output (when set to 50%).	45	50	55	%
f <sub>SCANCLK</sub>	Scanclk frequency	_	_	100	MHz
t <sub>CONFIGEPLL</sub>	Time required to reconfigure scan chains for enhanced PLLs	_	174/f <sub>SCANCLK</sub>	_	ns
f <sub>OUT_EXT</sub>	PLL external clock output frequency	1.5 (2)	_	(1)	MHz

Table 4–42. HardCopy II Enhanced PLL Specifications (Part 2 of 2)						
Name	Description	Min	Тур	Max	Unit	
t <sub>LOCK</sub>	Time required for the PLL to lock from the time it is enabled or the end of device configuration	_	0.03	1	ms	
† <sub>DLOCK</sub>	Time required for the PLL to lock dynamically after automatic clock switchover between two identical clock frequencies	_	_	1	ms	
f <sub>SWITCHOVER</sub>	Frequency range where the clock switchover performs properly	4	_	500	MHz	
f <sub>CLKW</sub>	PLL closed loop bandwidth	0.13	1.2	16.9	MHz	
f <sub>vco</sub>	PLL VCO operating range for HC210, HC220, HC230 and HC240 devices	300	_	1,040	MHz	
	PLL VCO operating range for HC210W devices	300	_	840	MHz	
f <sub>SS</sub>	Spread spectrum modulation frequency	100	_	500	MHz	
% spread	Percent down spread for a given clock frequency	0.4	0.5	0.6	%	
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	_	_	± 15	ps	
t <sub>ARESET</sub>	Minimum pulse width on ARESET	10 (3)	_	_	ns	
	signal.	500 (4)	_	_	ns	
tareset_reconfig	Minimum pulse width on the areset signal when using PLL reconfiguration. Reset the PLL after scan done goes high.	500	_	_	ns	

### Notes to Table 4–42:

- (1) Limited by I/O  $f_{MAX}$ .
- (2) If the counter cascading feature of the PLL is used, there is no minimum output clock frequency.
- (3) Applicable when the PLL input clock has been running continuously for at least 10 µs.
- (4) Applicable when the PLL input clock has stopped toggling or has been running continuously for less than 10 µs.

Name	Description	Min	Тур	Max	Unit
f <sub>IN</sub>	Input clock frequency for HC210, HC220, HC230 and HC240 devices	16	_	717	MHz
	Input clock frequency for the HC210W device	16	_	320 (1)	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	16	_	500	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	40	_	60	%
$t_{\text{INJITTER}}$ Input clock jitter tolerance in terms of period jitter. Bandwidth $\leq 2 \text{ MHz}$		_	0.5	_	ns (pp)
	Input clock jitter tolerance in terms of period jitter. Bandwidth > 0.2 MHz	_	1	_	ns (pp)
$f_{VCO}$	Upper VCO frequency range for HC210, HC220, HC230 and HC240 devices	300	_	1,040	MHz
	Upper VCO frequency range for HC210W devices	300	_	840	MHz
	Lower VCO frequency range for HC210, HC220, HC230 and HC240 devices	150	_	520	MHz
	Lower VCO frequency range for HC210W device	150	_	420	MHz
f <sub>OUT</sub>	PLL output frequency to GCLK or RCLK	4.6875	_	550	MHz
	PLL output frequency to LVDS or DPA clock for HC210, HC220, HC230 and HC240 devices	150	_	1,040	MHz
	PLL output frequency to LVDS or DPA clock for HC210W devices	150	_	840	MHz
f <sub>OUT_IO</sub>	PLL clock output frequency to regular I/O pin	4.6875	_	(1)	MHz
t <sub>CONFIGPLL</sub>	Time required to reconfigure scan chains for fast PLLs	_	75/f <sub>SCANCLK</sub>	_	ns
f <sub>CLBW</sub>	PLL closed loop bandwidth	1.16	5	28	MHz
t <sub>LOCK</sub>	Time required for the PLL to lock from the time it is enabled or the end of the device configuration	_	0.03	1	ms
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift		_	± 30	ps
t <sub>ARESET</sub>	Minimum pulse width on areset signal.	10	_	_	ns

Table 4–43. HardCopy II Fast PLL Specifications (Part 2 of 2)						
Name	Description	Min	Тур	Max	Unit	
tareset_reconfig	Minimum pulse width on the areset signal when using PLL reconfiguration. Reset the PLL after scan done goes high.	500			ns	

Note to Table 4-43:

(1) Limited by I/O f<sub>MAX</sub>.

# External Memory Interface Specifications

Table 4–44 summarizes the maximum clock rate that HardCopy II devices can support with external memory devices.

Table 4–44. HardCopy II Maximum Clock Rate Support for External Memory Interfaces Note (1)						
HardCopy II Device						
Memory Standards		d Package DW (2)	Flip Chip Package HC210 / HC220 / HC230 / HC240 <i>(3)</i>		Unit	
	Com (C)	Ind (I)	Com (C)	Ind (I)	7	
DDR	150	133	200	200	MHz	
DDR2 (7)	150	133	267	233	MHz	
QDRII (6)	150	133	250	233 (5)	MHz	
RLDRAMII (6)	150	133	250 (4)	233 (4)	MHz	

#### Notes to Table 4-44:

- HardCopy II devices do not support PLL-based external memory interface except for SDR SDRAMs which do not require the DLL.
- (2) HC210W supports memory interface on the top I/O banks.
- (3) HC210 and HC220 support memory interface on the top I/O banks. HC230 and HC240 support memory interface on the top and bottom I/O banks.
- (4) You will need to under-clock a 300 MHz memory device.
- (5) You will need to under-clock a 250 MHz memory device.
- (6) Based on a DDIO scheme with the 1.8-V HSTL I/O standard.
- (7) Based on the PLL dedicated scheme. Use the same F<sub>MAX</sub> specification for Static-PHY and Auto-PHY since the write-side is limited by the new tDS/tH specification.

Tables 4–45 through 4–51 contain HardCopy II device specifications for the dedicated circuitry used for interfacing with external memory devices.

Table 4–45. DLL Frequency Range Specifications				
Frequency Mode	Frequency Range	Resolution (Degrees)		
0	100 to 175	30		
1	150 to 230	22.5		
2	200 to 310	30		
3	240 to 350	36		

Table 4–46 lists the maximum delay in the fast timing model for the HardCopy II DQS delay buffer. Multiply the number of delay buffers that you are using in the DQS logic block to get the maximum delay achievable in your system. For example, if you implement a 90° phase shift at 200 MHz, you use three delay buffers in mode 2. The maximum achievable delay from the DQS block is then  $3\times.416~\mathrm{ps}=1.248~\mathrm{ns}$ .

Table 4–46. DQS Delay Buffer Maximum Delay in Fast Timing Model				
DLL Frequency Mode	Maximum Delay Per Delay Buffer	Unit		
0	0.833	ns		
1, 2, 3	0.416	ns		

Table 4–47. DQS Period Jitter Specifications for DLL-Delayed Clock(tDQS_JITTER)Note (1)				
Number of DQS Delay Buffer Stages (2)	Commercial	Industrial	Unit	
1	80	110	ps	
2	110	130	ps	
3	130	180	ps	
4	160	210	ps	

*Notes to Table 4–47:* 

- (1) Peak-to-peak period jitter on the phase shifted DQS clock.
- (2) Delay stages used for requested DQS phase shift are reported in your project's Compilation Report in the Quartus II software.

Table 4-48. DQS	S Phase Jitter Specifications for DLL-Delayed Clock (tDQS
PHASE_JITTER)	Note (1)

Number of DQS Delay Buffer Stages (2)	DQS Phase Jitter	Unit		
1	30	ps		
2	60	ps		
3	90	ps		
4	120	ps		

### Notes to Table 4-48:

- (1) Peak-to-peak phase jitter on the phase shifted DDS clock (digital jitter is caused by DLL tracking).
- (2) Delay stages used for requested DQS phase shift are reported in your project's Compilation Report in the Quartus II software.

Table 4–49. DQS Phase-Shift Error Specifications for DLL-Delayed Clock (tDQS_PSERR) Note (1)			
Number of DQS Delay Buffer Stages (2))	HC210, HC220, HC230 HC240	Unit	
1	30	ps	
2	60	ps	
3	90	ps	
4	120	ps	

### Notes to Table 4-49:

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three delay buffer stages with an HC240 device is 105 ps or  $\pm$  52.5 ps.
- (2) Delay stages used for requested DQS phase shift are reported in your project's Compilation Report in the Quartus II software.

Table 4-50.	DQS Bus Clock	Skew Adder Specifications
(tDQS CLO	CK_SKEW_ADDEI	<b>R)</b> Note (1)

Mode	DQS Clock Skew Adder	Unit
×4 DQ per DQS	40	ps
x9 DQ per DQS	70	ps
×18 DQ per DQS	75	ps
×36 DQ per DQS	95	ps

Note to Table 4-50:

(1) This skew specification is the absolute maximum and minimum skew. For example, skew on a ×4 DQ group is 40 ps or ± 20 ps.

Table 4–51. DQS Phase Offset Delay Per Stage Note (1)				
HardCopy II Devices	Min	Max	Unit	
All	9	14	ps	

Note to Table 4-51

(1) The delay settings are linear. The valid settings for phase offset are -64 to +63 for frequency mode 0 and -32 to +31 for frequency modes 1, 2, and 3. The typical value equals the average of the minimum and maximum values.

### **Hot Socketing**

HardCopy II devices offer hot socketing, which is also known as hot plug-in or hot swap, and power sequencing support without the use of any external devices. You can insert or remove a HardCopy II device in a system during system operation without causing undesirable effects to the running system bus or the board that was inserted into the system.

The hot socketing feature in HardCopy II devices allow:

- The device can be driven before power-up without any damage to the device itself.
- I/O pins remain tri-stated during power-up, so they do no disrupt bus operation when HardCopy II I/Os are inserted in the system.
- Signal pins do not drive the  $V_{CCIO}$ ,  $V_{CCPD}$ , or  $V_{CCINT}$  power supplies.
- External input signals to I/O pins of the device do not internally power the V<sub>CCIO</sub> or V<sub>CCINT</sub> power supplies of the device via internal paths within the device.

In a hot socketing situation, a device's output buffers are turned off during system power-up or power-down. To simplify board design, HardCopy II devices support any power-up or power-down sequence ( $V_{\text{CCIO}}$  and  $V_{\text{CCINT}}$ ). For mixed-voltage environments, you can drive signals into the device before or during power-up or power-down without damaging the device.

You can power up or power down the  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  pins in any sequence. The power supply ramp rates can range from 100 ns to 100 ms. All VCC supplies must power down within 100 ms of each other to prevent the I/O pins from driving out. During hot socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

- The hot socketing DC specification is  $|I_{IOPIN}| < 300 \,\mu\text{A}$ .
- The hot socketing AC specification is | I<sub>IOPIN</sub> | < 8 mA for 10 ns or less.</p>



The DC specification applies when all VCC supplies to the device are stable in the powered-up or powered-down conditions. The AC specification applies when the device is being powered up or powered down in any of the conditions mentioned above.

# Electrostatic Discharge

Electrostatic discharge (ESD) protection is a design practice that is integrated in Altera FPGAs and structured ASIC devices. HardCopy II devices are no exception, and they are designed with ESD protection on all I/O and power pins.

Figure 4–3 shows a typical HardCopy II CMOS I/O buffer structure which will be used to explain ESD protection.

VPAD

IOE Signal or the Larger of VCCIO or VPAD

VCCIO VCCIO or VPAD

VCCIO or VPAD

P - well

P - substrate


Figure 4–3. Transistor-Level Diagram of HardCopy II Device I/O Buffers

The CMOS output drivers in the I/O pins intrinsically provide electrostatic discharge protection. There are two cases to consider for ESD voltage strikes: positive voltage zap and negative voltage zap.

A positive ESD voltage zap occurs when a positive voltage is present on an I/O pin due to an ESD charge event. This can cause the N+ (Drain)/PSubstrate junction of the N-channel drain to break down and the N+ (Drain)/P-Substrate/N+ (Source) intrinsic bipolar transistor turns on to discharge ESD current from I/O pin to GND.


The dashed line (see Figure 4–4) shows the ESD current discharge path during a positive ESD zap.

Figure 4-4. ESD Protection During Positive Voltage Zap



When the I/O pin receives a negative ESD zap at the pin that is less than -0.7 V (0.7 V is the voltage drop across a diode), the intrinsic P-Substrate/N+ drain diode is forward biased. Hence, the discharge ESD current path is from GND to the I/O pin, as shown in Figure 4–5.

Figure 4-5. ESD Protection During Negative Voltage Zap





Details of ESD protection are also outlined in the *Hot-Socketing and Power-Sequencing Feature and Testing for Altera Devices* white paper located on the Altera website at www.altera.com.



For information on ESD results of Altera products, please see the Reliability Report on the Altera website at www.altera.com.

## Document Revision History

Table 4–52 shows the revision history for this chapter.

Table 4–52. Document Revision History			
Date and Document Version	Changes Made	Summary of Changes	
September 2008, v3.3	Updated chapter number and metadata.	_	
September 2007 v3.2	<ul> <li>Updated Table 4–33 and Table 4–34.</li> <li>Updated drive strength value in Table 4–36.</li> <li>Changed f<sub>IN</sub> and f<sub>INPFD</sub> from 4 to 2 MHz in Table 4–42.</li> <li>Added industrial values to Table 4–44.</li> </ul>	Minor updates to correct information in tables.	
June 2007 v3.1	<ul> <li>Changed V to V<sub>IH</sub> in Table 4–16</li> <li>Updated data for V<sub>IH</sub> in Table 4–17</li> <li>Added Table 4–29</li> <li>Updated Table 4–44</li> </ul>	_	
December 2006 v3.0	<ul> <li>Major updates with new electrical characterization data</li> <li>Updated data in Table 4–1, Table 4–3, Table 4–4, Table 4–5, Table 4–10, Table 4–12, Table 4–13, Table 4–19, Table 4–20, Table 4–27 to Table 4–31. Added Table 4–11 and Tables 4–36 to Table 4–50.</li> <li>Merged Tables 4–27 to Table 4–32 into new Tables 4–32 to Table 4–33.</li> <li>Merged Tables 4–33 to Table 4–36 into new Tables 4–34 to Table 4–35.</li> <li>Added revision history</li> </ul>	A major update to the chapter due to new electrical characterization data availability.	
October 2005, v2.1	Updated graphics.	_	
May 2005, v2.0	Updated various tables throughout chapter.	_	
January 2005 v1.0	Added document to the HardCopy Series Handbook.	_	



# 5. Quartus II Support for HardCopy II Devices

H51022-2.5

# HardCopy II Device Support

Altera® HardCopy® II devices feature 1.2-V, 90 nm process technology, and provide a structured ASIC alternative to increasingly expensive multi-million gate ASIC designs. The HardCopy II design methodology offers a fast time-to-market schedule, providing ASIC designers with a solution to long ASIC development cycles. Using the Quartus® II software, you can leverage a Stratix® II FPGA as a prototype and seamlessly migrate your design to a HardCopy II device for production.

This document discusses the following topics:

- "HardCopy II Development Flow" on page 5–3
- "HardCopy II Device Resource Guide" on page 5–7
- "HardCopy II Recommended Settings in the Quartus II Software" on page 5–12
- "HardCopy II Utilities Menu" on page 5–25



For more information about HardCopy II, HardCopy Stratix, and HardCopy APEX<sup>TM</sup> devices, refer to the respective device data sheets in the *HardCopy Series Handbook*.

### HardCopy II Design Benefits

Designing with HardCopy II structured ASICs offers substantial benefits over other structured ASIC offerings:

- Prototyping using a Stratix II FPGA for functional verification and system development reduces total project development time
- Seamless migration from a Stratix II FPGA prototype to a HardCopy II device reduces time to market and risk
- Unified design methodology for Stratix II FPGA design and HardCopy II design reduces the need for ASIC development software
- Low up-front development cost of HardCopy II devices reduces the financial risk to your project

### Quartus II Features for HardCopy II Planning

With the Quartus II software you can design a HardCopy II device using a Stratix II device as a prototype. The Quartus II software contains the following expanded features for HardCopy II device planning:

 HardCopy II Companion Device Assignment—Identifies compatible HardCopy II devices for migration with the Stratix II device currently selected.



This feature constrains the pins of your Stratix II FPGA prototype making it compatible with your HardCopy II device. It also constrains the correct resources available for the HardCopy II device making sure that your Stratix II FPGA design does not become incompatible. In addition, you are still required to compile the design targeting the HardCopy II device to ensure that the design fits, routes, and meets timing.

- HardCopy II Utilities—The HardCopy II Utilities functions create or overwrites HardCopy II companion revisions, change revisions to use, and compare revisions for equivalency.
- HardCopy II Advisor—The HardCopy II Advisor helps you follow the necessary steps to successfully submit a HardCopy II design to Altera's HardCopy Design Center.



The HardCopy II Advisor is similar to the Resource Optimization Advisor and Timing Optimization Advisor. The HardCopy II Advisor provides guidelines you can follow during development, reporting the tasks completed as well as the tasks that remain to be completed during development

- HardCopy II Floorplan—The Quartus II software can show a preliminary floorplan view of your HardCopy II design's Fitter placement results.
- HardCopy II Design Archiving—The Quartus II software archives the HardCopy II design project's files needed to handoff the design to the HardCopy Design Center.



This feature is similar to the Quartus II software HardCopy Files Wizard used for HardCopy Stratix and HardCopy APEX families.

- HardCopy II Device Preliminary Timing—The Quartus II software performs a timing analysis of HardCopy II devices based on preliminary timing models and Fitter placements. Final timing results for HardCopy II devices are provided by the HardCopy Design Center.
- HardCopy II Handoff Report—The Quartus II software generates a handoff report containing information about the HardCopy II design used by the HardCopy Design Center in the design review process.
- Formal Verification—Cadence Encounter Conformal software can now perform formal verification between the source RTL design files and post-compile gate level netlist from a HardCopy II design.

## HardCopy II Development Flow

In the Quartus II software, you have two methods for designing your Stratix II FPGA and HardCopy II companion device together in one Quartus II project.

- Design the HardCopy II device first, and create the Stratix II FPGA companion device second and build your prototype for in-system verification
- Design the Stratix II FPGA first and create a HardCopy II companion device second

Both of these flows are illustrated at a high level in Figure 5–1. The added features in the HardCopy II Utilities menu assist you in completing your HardCopy II design for submission to Altera's HardCopy Design Center for back-end implementation.




Figure 5-1. HardCopy II Flow in Quartus II Software

Notes for Figure 5-1:

- (1) Refer to Figure 5–2 for an expanded description of this process.
- (2) Refer to Figure 5–3 for an expanded description of this process.

### **Designing the Stratix II FPGA First**

The HardCopy II development flow beginning with the Stratix II FPGA prototype is very similar to a traditional Stratix II FPGA design flow, but requires a few additional tasks be performed to migrate the design to the HardCopy II companion device. To design your HardCopy II device using the Stratix II FPGA as a prototype, complete the following tasks:

- Specify a HardCopy II device for migration
- Compile the Stratix II FPGA design
- Create and compile the HardCopy II companion revision
- Compare the HardCopy II companion revision compilation to the Stratix II device compilation

Figure 5–2 provides an overview highlighting the development process for designing with a Stratix II FPGA first and creating a HardCopy II companion device second.




Figure 5-2. Designing Stratix II Device First Flow

Prototype your HardCopy II design by selecting and then compiling a Stratix II device in the Quartus II software.

After you compile the Stratix II design successfully, you can view the HardCopy II Device Resource Guide in the Quartus II software Fitter report to evaluate which HardCopy II devices meet your design's resource requirements. When you are satisfied with the compilation results and the choice of Stratix II and HardCopy II devices, on the Assignments menu, click **Settings**. In the **Category** list, select **Device**. In the **Device** page, select a HardCopy II companion device.

After you select your HardCopy II companion device, do the following:

- Review the HardCopy II Advisor for required and recommended tasks to perform
- Enable Design Assistant to run during compilation
- Add timing and location assignments
- Compile your Stratix II design
- Create your HardCopy II companion revision
- Compile your design for the HardCopy II companion device
- Use the HardCopy II Utilities to compare the HardCopy II companion device compilation with the Stratix II FPGA revision
- Generate a HardCopy II Handoff Report using the HardCopy II Utilities
- Generate a HardCopy II Handoff Archive using the HardCopy II Utilities
- Arrange for submission of your HardCopy II handoff archive to Altera's HardCopy Design Center for back-end implementation



For more information about the overall design flow using the Quartus II software, refer to the *Introduction to Quartus II* manual on the Altera website at www.altera.com.

### Designing the HardCopy II Device First

The HardCopy II family presents a new option in designing unavailable in previous HardCopy families. You can design your HardCopy II device first and create your Stratix II FPGA prototype second in the Quartus II software. This allows you to see your potential maximum performance in the HardCopy II device immediately during development, and you can create a slower performing FPGA prototype of the design for in-system verification. This design process is similar to the traditional HardCopy II design flow where you build the FPGA first, but instead, you merely change the starting device family. The remaining tasks to complete your design for both Stratix II and HardCopy II devices roughly follow the same process (Figure 5–3). The HardCopy II Advisor adjusts its list of tasks based on which device family you start with, Stratix II or HardCopy II, to help you complete the process seamlessly.




Figure 5-3. Designing HardCopy II Device First Flow

# HardCopy II Device Resource Guide

The HardCopy II Device Resource Guide compares the resources required to successfully compile a design with the resources available in the various HardCopy II devices. The report rates each HardCopy II device and each device resource for how well it fits the design. The Quartus II software generates the HardCopy II Device Resource Guide for all designs successfully compiled for Stratix II devices. This guide is found in the Fitter folder of the Compilation Report. Figure 5–4 shows an example of the HardCopy II Device Resource Guide. Refer to Table 5–1 for an explanation of the color codes in Figure 5–4.

Figure 5-4. HardCopy II Device Resource Guide

	Re	source	Stratix II EP2S130	HC210W*	HC210	HC220	HC220	HC230	HC240	HC240
1		Migration Compatibility		None	None	None	None	Medium	None	None
2		Primary Migration Constraint		Package	Package	Package	Package	Package	Package	Package
3		Package	FBGA - 1020	FBGA - 484	FBGA - 484	FBGA - 672	FBGA - 780	FBGA - 1020	FBGA - 1020	FBGA - 1508
1	Ξ	Logic		19%	19%	10%	10%	6%	4%	4%
		Logic cells	35572 ALUTs							
93		DSP elements	0		-			-		
7	Ξ	Pins								
8		Total	515	515 / 302	515 / 335	515 / 493	515 / 495	515 / 699	515 / 743	515 / 952
9		Differential Input	0	0 / 66	0 / 70	0 / 90	0 / 90	0 / 128	0 / 224	0 / 272
10		Differential Output	0	0 / 44	0 / 50	0 / 70	0 / 70	0 / 112	0 / 200	0 / 256
11		PCI / PCI-X	0	0 / 153	0 / 167	0 / 245	0 / 247	0 / 359	0 / 367	0 / 472
12		DQ	0	0 / 20	0 / 20	0 / 50	0 / 50	0 / 204	0 / 204	0 / 204
13		DQS	0	0/8	0/8	0 / 18	0 / 18	0 / 72	0 / 72	0 / 72
14	=	Memory								
15		M-RAM	6	670	670	6/2	6/2	6/6	6/9	6/9
16		M4K blocks & M512 blocks**	44	44 / 190	44 / 190	44 / 408	44 / 408	44 / 614	44 / 816	44 / 816
17	Ξ	PLLs								
18		Enhanced	2	2/2	2/2	2/2	2/2	2/4	2/4	2/4
19		Fast	0	0/2	0/2	0/2	0/2	0/4	0/8	0/8
20		DLLs	0	0/1	0/1	0/1	0/1	0/2	0/2	0/2
21	Ξ	SERDES								
22		RX	0	0 / 17	0 / 21	0 / 31	0 / 31	0 / 46	0 / 92	0 / 116
23		TX	0	0 / 18	0 / 19	0 / 29	0 / 29	0 / 44	0 / 88	0 / 116
24	Ξ	Configuration								
25		CRC	0	0/0	0/0	0/0	0/0	0/0	0/0	0/0
26		ASMI	0	0/0	0/0	0/0	0/0	0/0	0/0	0/0
27		Remote Update	0	0/0	0/0	0/0	0/0	0/0	0/0	0/0
28		JTAG	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1

Use this report to determine which HardCopy II device is a potential candidate for migration of your Stratix II design. The HardCopy II device package must be compatible with the Stratix II device package. A logic resource usage greater than 100% or a ratio greater than 1/1 in any category indicates that the design does not fit in that particular HardCopy II device.

Table 5–1	Table 5–1. HardCopy II Device Resource Guide Color Legend				
Color	Package Resource (1)	Device Resources			
Green (High)	The design can migrate to the Hardcopy II package and the design has been fitted with target device migration enabled in the HardCopy II Companion Device dialog box.	The resource quantity is within the range of the HardCopy II device and the design can likely migrate if all other resources also fit.  You are still required to compile the HardCopy II			
		revision to make sure the design is able to route and migrate all other resources.			
	The design can migrate to the Hardcopy II package. However, the design has not been fitted with target device migration enabled in the <b>HardCopy II Companion Device</b> dialog box.	The resource quantity is within the range of the HardCopy II device. However, the resource is at risk of exceeding the range for the HardCopy II package.			
Orange (Medium)		If your target HardCopy II device falls in this category, compile your design targeting the HardCopy II device as soon as possible to check if the design fits and is able to route and migrate all other resources. You may need to migrate to a larger device.			
Red (None)	The design cannot migrate to the Hardcopy II package.	The resource quantity exceeds the range of the HardCopy II device. The design cannot migrate to this HardCopy II device.			

#### Note to Table 5-1:

(1) The package resource is constrained by the Stratix II FPGA for which the design was compiled. Only vertical migration devices within the same package are able to migrate to HardCopy II devices.

The HardCopy II architecture consists of an array of fine-grained HCells, which are used to build logic equivalent to Stratix II adaptive logic modules (ALMs) and digital signal processing (DSP) blocks. The DSP blocks in HardCopy II devices match the functionality of the Stratix II DSP blocks, though timing of these blocks is different than the FPGA DSP blocks because they are constructed of HCell Macros. The M4K and M-RAM memory blocks in HardCopy II devices are equivalent to the Stratix II memory blocks. Preliminary timing reports of the HardCopy II device are available in the Quartus II software. Final timing results of the HardCopy II device are provided by the HardCopy Design Center after back-end migration is complete.



For more information about the HardCopy II device resources, refer to the *Introduction to HardCopy II Devices* and the *Description, Architecture* and Features chapters in the *HardCopy II Device Family Data Sheet* in the *HardCopy Series Handbook*.

The report example in Figure 5–4 shows the resource comparisons for a design compiled for a Stratix II EP2S130F1020 device. Based on the report, the HC230F1020 device in the 1,020-pin FineLine BGA® package is an appropriate HardCopy II device to migrate to. If the HC230F1020 device is not specified as a migration target during the compilation, its package and migration compatibility is rated orange, or Medium. The migration compatibilities of the other HardCopy II devices are rated red, or None, because the package types are incompatible with the Stratix II device. The 1,020-pin FBGA HC240 device is rated red because it is only compatible with the Stratix II EP2S180F1020 device.

Figure 5–5 shows the report after the (unchanged) design was recompiled with the HardCopy II HC230F1020 device specified as a migration target. Now the HC230F1020 device package and migration compatibility is rated green, or High.

HardCopy II Device Resource Guide Color Legend: -- Package Resource: The HardCopy II package can be migrated from the Stratix II FPGA selected package, and the design has been fitted with the target device migration enabled. Stratix II HC210W\* HC210 HC220 HC220 HC230 HC240 HC240 EP2S130 Migration Compatibility Primary Migration Constraint Package Package Package Package Package Package

FBGA - 672

Figure 5–5. HardCopy II Device Resource Guide with Target Migration Enabled

# HardCopy II Companion Device Selection

In the Quartus II software, you can select a HardCopy II companion device to help structure your design for migration from a Stratix II device to a HardCopy II device. To make your HardCopy II companion device selection, on the Assignments menu, click **Settings**. In the **Settings** dialog box in the **Category** list, select **Device** (Figure 5–6) and select your companion device from the **Available devices** list.

Selecting a HardCopy II Companion device to go with your Stratix II prototype constrains the memory blocks, DSP blocks, and pin assignments, so that your Stratix II and HardCopy II devices are migration-compatible. Pin assignments are constrained in the Stratix II design revision so that the HardCopy II device selected is pin-compatible. The Quartus II software also constrains the Stratix II design revision so it does not use M512 memory blocks or exceed the number of M-RAM blocks in the HardCopy II companion device.




Figure 5-6. Quartus II Settings Dialog Box

You can also specify your HardCopy II companion device using the following tool command language (Tcl) command:

```
set_global_assignment -name\
DEVICE TECHNOLOGY MIGRATION LIST <HardCopy II Device Part Number>
```

For example, to select the HC230F1020 device as your HardCopy II companion device for the EP2S130F1020C4 Stratix II FPGA, the Tcl command is:

```
set_global_assignment -name\
DEVICE TECHNOLOGY MIGRATION LIST HC230F1020C
```

# HardCopy II Recommended Settings in the Quartus II Software

The HardCopy II development flow involves additional planning and preparation in the Quartus II software compared to a standard FPGA design. This is because you are developing your design to be implemented in two devices: a prototype of your design in a Stratix II prototype FPGA, and a companion revision in a HardCopy II device for production. You need additional settings and constraints to make the Stratix II design compatible with the HardCopy II device and, in some cases, you must remove certain settings in the design. This section explains the additional settings and constraints necessary for your design to be successful in both Stratix II FPGA and HardCopy II structured ASIC devices.

### Limit DSP and RAM to HardCopy II Device Resources

On the Assignments menu, click **Settings** to view the **Settings** dialog box. In the **Category** list, select **Device**. In the **Family** list, select **Stratix II**. Under **Companion device**, **Limit DSP and RAM to HardCopy II device resources** is turned on by default (Figure 5–7). This maintains compatibility between the Stratix II and HardCopy II devices by ensuring your design does not use resources in the Stratix II device that are not available in the selected HardCopy II device.



If you require additional memory blocks or DSP blocks for debugging purposes using SignalTap® II, you can temporarily turn this setting off to compile and verify your design in your test environment. However, your final Stratix II and HardCopy II designs submitted to Altera for back-end migration must be compiled with this setting turned on.

Figure 5–7. Limit DSP and RAM to HardCopy II Device Resources Check Box



# **Enable Design Assistant to Run During Compile**

You must use the Quartus II Design Assistant to check all HardCopy series designs for design rule violations before submitting the designs to the Altera HardCopy Design Center. Additionally, you must fix all critical and high-level errors.



Altera recommends turning on the Design Assistant to run automatically during each compile, so that during development, you can see the violations you must fix.



For more information about the Design Assistant and the rules it uses, refer to the *Design Guidelines for HardCopy Series Devices* chapter of the *HardCopy Series Handbook*.

To enable the Design Assistant to run during compilation, on the Assignment menu, click **Settings**. In the **Category** list, select **Design Assistant** and turn on **Run Design Assistant during compilation** (Figure 5–8) or by entering the following Tcl command in the Tcl Console:

set global assignment -name ENABLE DRC SETTINGS ON




Figure 5-8. Enabling Design Assistant

# **Timing Settings**

Beginning in Quartus II Software version 7.1, TimeQuest is the recommended timing analysis tool for all designs. Classic Timing Analyzer is no longer supported and the HardCopy Design Center will not accept any designs which use Classic Timing Analyzer for timing closure.

If you are still using the Classic Timing Analyzer, Altera strongly recommends that you switch to TimeQuest.



For more information on how to switch to TimeQuest, refer to the *Switching to the TimeQuest Timing Analyzer* chapter of the *Quartus II Handbook*, volume 3, on the Altera website at www.altera.com.

When you specify the TimeQuest analyzer as the timing analysis tool, the TimeQuest analyzer guides the Fitter and analyzes timing results after compilation.

#### TimeQuest

The TimeQuest Timing Analyzer is a powerful ASIC-style timing analysis tool that validates timing in your design by using an industry-standard constraint, analysis, and reporting methodology. You can use the TimeQuest Timing Analyzer's GUI or command-line interface to constrain, analyze, and report results for all timing paths in your design.

Before running the TimeQuest Timing Analyzer, you must specify initial timing constraints that describe the clock characteristics, timing exceptions, and signal transition arrival and required times. You can specify timing constraints in the Synopsys Design Constraints (SDC) file format using the GUI or command-line interface. The Quartus II Fitter optimizes the placement of logic to meet your constraints.

During timing analysis, the TimeQuest Timing Analyzer analyzes the timing paths in the design, calculates the propagation delay along each path, checks for timing constraint violations, and reports timing results as slack in the Report pane and in the Console pane. If the TimeQuest Timing Analyzer reports any timing violations, you can customize the reporting to view precise timing information about specific paths, and then constrain those paths to correct the violations. When your design is free of timing violations, you can be confident that the logic will operate as intended in the target device.

The TimeQuest Timing Analyzer is a complete static timing analysis tool that you can use as a sign-off tool for Altera FPGAs and structured ASICs.

#### Setting Up the TimeQuest Timing Analyzer

If you want use TimeQuest for timing analysis, from the Assignments tab in the Quartus II software, click on **Timing Analysis Settings**, and in the pop-up window, click the **Use TimeQuest Timing Analyzer during compilation** tab.

Use the following Tcl command to use TimeQuest as your timing analysis engine:

```
set_global_assignment -name \
USE TIMEQUEST TIMING ANALYZER ON
```

You can launch the TimeQuest analyzer in one of the following modes:

- Directly from the Quartus II software
- Stand-alone mode
- Command-line mode

In order to perform a thorough Static Timing Analysis, you would need to specify all the timing requirements. The most important timing requirements are clocks and generated clocks, input and output delays, false paths and multi-cycle paths, minimum and maximum delays.

In TimeQuest, clock latency, and recovery and removal analysis are enabled by default.



For more information about TimeQuest, refer to the *Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook* on the Altera website at **www.altera.com**.

#### **Constraints for Clock Effect Characteristics**

The create\_clock, create\_generated\_clock commands create ideal clocks and do not account for board effects. In order to account for clock effect characteristics, you can use the following commands:

- set\_clock\_latency
- set clock uncertainty



For more information about how to use these commands, refer to the *Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

Beginning in Quartus II version 7.1, you can use the new command derive\_clock\_uncertainty to automatically derive the clock uncertainties. This command is useful when you are not sure what the clock uncertainties might be. The calculated clock uncertainty values are based on I/O buffer, static phase errors (SPE) and jitter in the PLL's, clock networks, and core noises.

The derive\_clock\_uncertainty command applies inter-clock, intra-clock, and I/O interface uncertainties. This command automatically calculates and applies setup and hold clock uncertainties for each clock-to-clock transfer found in your design.

In order to get I/O interface uncertainty, you must create a virtual clock, then assign delays to the input/output ports by using the set\_input\_delay and set\_output\_delay commands for that virtual clock.



These uncertainties are applied in addition to those you specified using the set\_clock\_uncertainty command. However, if a clock uncertainty assignment for a source and destination pair was already defined, the new one will be ignored. In this case, you can use either the -overwrite command to overwrite the previous clock uncertainty command or manually remove them by using the remove\_clock\_uncertainty command.

The syntax for the derive\_clock\_uncertainty is as follows:

```
derive_clock_uncertainty [-h | -help] [-long_help]
[-dtw] [-overwrite]
```

where the arguments are listed in Table 5–2:

Table 5–2. Arguments for derive_clock_uncertainty				
Option	Description			
-h   -help	Short help			
-long_help	Long help with examples and possible return values			
-dtw	Creates PLLJ_PLLSPE_INFO.txt file			
-overwrite	Overwrites previously performed clock uncertainty assignments			

When the dtw option is used, a PLLJ\_PLLSPE\_INFO.txt file is generated. This file lists the name of the PLLs, as well as their jitter and SPE values in the design. This text file can be used by HCII\_DTW\_CU\_Calculator. When this option is used, clock uncertainties are not calculated.



For more information on the derive\_clock\_uncertainty command, refer to the *Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

Altera strongly recommends that you use the derive\_clock\_uncertainty command in the HardCopy II revision. The HardCopy Design Center will not be accepting designs that do not have clock uncertainty constraint by either using the derive\_clock\_uncertainty command or the HardCopy II Clock Uncertainty Calculator, and then using the set\_clock\_uncertainty command.

For more information on how to use the HardCopy II Clock Uncertainty Calculator, refer to the *HardCopy II Clock Uncertainty User Guide* available on the Altera website at **www.altera.com**.

### **Quartus II Software Features Supported for HardCopy II Designs**

The Quartus II software supports optimization features for HardCopy II prototype development, including:

- Physical Synthesis Optimization
- LogicLock Regions
- PowerPlay Power Analyzer
- Incremental Compilation (Synthesis and Fitter)
- Maximum Fan-Out Assignments

#### Physical Synthesis Optimization

To enable Physical Synthesis Optimizations for the Stratix II FPGA revision of the design, on the Assignments menu, click **Settings**. In the **Settings** dialog box, in the **Category** list, select **Fitter Settings**. These optimizations are migrated into the HardCopy II companion revision for placement and timing closure. When designing with a HardCopy II device first, physical synthesis optimizations can be enabled for the HardCopy II device, and these post-fit optimizations are migrated to the Stratix II FPGA revision.

# LogicLock™ Regions

The use of LogicLock Regions in the Stratix II FPGA is supported for designs migrating to HardCopy II. However, LogicLock Regions are not passed into the HardCopy II Companion Revision. You can use LogicLock in the HardCopy II design but you must create new LogicLock Regions in the HardCopy II companion revision. In addition, LogicLock Regions in HardCopy II devices can not have their properties set to **Auto Size**. However, Floating LogicLock regions are supported. HardCopy II LogicLock Regions must be manually sized and placed in the floorplan. When LogicLock Regions are created in a HardCopy II device, they start with width and height dimensions set to (1,1), and the origin coordinates for placement are at X1\_Y1 in the lower left corner of

the floorplan. You must adjust the size and location of the LogicLock Regions you created in the HardCopy II device before compiling the design.

•

For information about using LogicLock Regions, refer to the *Quartus II Analyzing and Optimizing Design Floorplan* chapter in volume 2 of the *Quartus II Handbook*.

#### PowerPlay Power Analyzer

You can perform power estimation and analysis of your HardCopy II and Stratix II devices using the PowerPlay Early Power Estimator. Use the PowerPlay Power Analyzer for more accurate estimation of your device's power consumption. The PowerPlay Early Power Estimator is available in the Quartus II software version 5.1 and later. The PowerPlay Power Analyzer supports HardCopy II devices in version 6.0 and later of the Quartus II software.



For more information about using the PowerPlay Power Analyzer, refer to the *Quartus II PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook* on the Altera website at www.altera.com.

#### Incremental Compilation

The use of the Quartus II Incremental Compilation in the Stratix II FPGA is supported when migrating a design to a HardCopy II device. Incremental compilation is supported in the Stratix II First design flow or HardCopy II First design flow.

To take advantage of Quartus II Incremental Compilation, organize your design into logical and physical partitions for synthesis and fitting (or place-and-route). Incremental compilation preserves the compilation results and performance of unchanged partitions in your design. This feature dramatically reduces your design iteration time by focusing new compilations only on changed design partitions. New compilation results are then merged with the previous compilation results from unchanged design partitions. You can also target optimization techniques, such as physical synthesis, to specific partitions while leaving other partitions untouched.

In addition, be aware of the following guidelines:

- User partitions and synthesis results are migrated to a companion device.
- LogicLock regions are suggested for user partitions, but are not migrated automatically.

- The first compilation after migration to a companion device requires a full compilation (all partitions are compiled), but subsequent compilations can be incremental if changes to the source RTL are not required. For example, PLL phase changes can be implemented incrementally if the blocks are partitioned.
- The entire design must be migrated between Stratix II and HardCopy II companion devices. The Quartus II software does not support migration of partitions between companion devices.
- Bottom-up Quartus II Incremental Compilation is not supported for HardCopy II devices.
- Physical Synthesis can be run on individual partitions within the originating device only. The resulting optimizations are preserved in the migration to the companion device.



For information about using Quartus II Incremental Compilation, refer to the *Quartus II Incremental Compilation for Hierarchical and Team-Based Design* chapter in volume 1 of the *Quartus II Handbook*.

#### Maximum Fanout Assignments

This feature is supported beginning in Quartus II 6.1. In order to meet timing, it may be necessary to limit the number of fanouts of a net in your design. You can limit the maximum fanout of a given net by using this feature.

For example, you can use the following Tcl command to enable the maximum fanout setting:

```
set_instance_assignment -name MAX_FANOUT <number>
- to\ <net name>
```

For example, if you want to limit the maximum fanout of net called "m3122\_combout\_1" to 25, the Tcl command is as follows:

```
set_instance_assignment -name MAX_FANOUT 25 -to\ m3122\_combout\_1
```

# Performing ECOs with Change Manager and Chip Planner

As designs grow larger and larger in density, the need to analyze the design for performance, routing congestion, logic placement, and executing Engineering Change Orders (ECOs) becomes critical. In addition to design analysis, you can use various bottom-up and top-down flows to implement and manage the design. This becomes difficult to manage since ECOs are often implemented as last minute changes to your design.

With the Altera® Chip Planner tool, you can shorten the design cycle time significantly. When changes are made to your design as ECOs, you do not have to perform a full compilation in the Quartus II software. Instead, you would make changes directly to the post place-and-route netlist, generate a new programming file, test the revised design by performing a gate-level simulation and timing analysis, and proceed to verify the fix on the system (if you are using a Stratix II FPGA as a prototype). Once the fix has been verified on the Stratix II FPGA, switch to the HardCopy II revision, apply the same ECOs, run the timing analyzer and assembler, perform a revision compare and then run the HardCopy II Netlist Writer for design submission.

There are three scenarios from a migration point of view:

- There are changes which can map one-to-one (that is, the same change can be implemented on each architecture—Stratix II FPGA and HardCopy II).
- There are changes that must be implemented differently on the two architectures to achieve the same result.
- There are some changes that cannot be implemented on both architectures.

The following sections outline the methods for migrating each of these types of changes.

# Migrating One-to-One Changes

One-to-one changes are implemented using identical commands in both architectures. In general, such changes include those that affect only I/O cells or PLL cells. Some examples of one-to-one changes are changes such as creating, deleting or moving pins, changing pin or PLL properties, or changing pin connectivity (provided the source and destination of the connectivity changes are I/Os or PLLs). These can be implemented identically on both architectures.

If such changes are exported to Tcl, a direct reapplication of the generated Tcl script (with a minor text edit) on the companion revision should implement the appropriate changes as follows:

- Export the changes from the Change Manager to Tcl.
- Apply the Tcl script to the companion revision.

A partial list of examples of this type are as follows:

- I/O creation, deletion, and moves
- I/O property changes (for example, I/O standards, delay chain settings, etc.)
- PLL property changes
- Connectivity changes between non-LCELL\_COMB atoms (for example, PLL to I/O, DSP to I/O, etc.)

#### Migrating Changes that must be Implemented Differently

Some changes must be implemented differently on the two architectures. Changes affecting the logic of the design may fall into this category. Examples are LUTMASK changes, LC\_COMB/HSADDER creation and deletion, and connectivity changes not covered in the previous section.

Another example of this would be to have different PLL settings for the Stratix II and the HardCopy II revisions.



For more information about how to use different PLL settings for the Stratix II and HardCopy II Devices, refer to AN432: Using Different PLL Settings Between Stratix II and HardCopy II Devices.

Table 5–3 summarizes suggested implementation for various changes.

Table 5–3. Implementation Suggestions for Various Changes (Part 1 of 2)			
Change Type	Suggested Implementation		
LUTMASK changes	Because a single Stratix II atom may require multiple HardCopy II atoms to implement, it may be necessary to change multiple HardCopy II atoms to implement the change, including adding or modifying connectivity		
Make/Delete LC_COMB	If you are using a Stratix II LC_COMB in extended mode (7-LUT) or using a SHARE chain, you must create multiple atoms to implement the same logic functions in HardCopy II. Additionally, the placement of the LC_COMB cell has no meaning in the companion revision as the underlying resources are different.		

Table 5–3. Implementation Suggestions for Various Changes (Part 2 of 2)			
Change Type	Suggested Implementation		
Make/Delete LC_FF	The basic creation and deletion is the same on both architectures. However, as with LC_COMB creation and deletion, the location of an LC_FF in a HardCopy II revision has no meaning in the Stratix II revision and vice versa.		
Editing Logic Connectivity	Because a Stratix II LCELL_COMB atom may have to be broken up into several HardCopy II LCELL_COMB atoms, the source or destination ports for connectivity changes may need to be analyzed to properly implement the change in the companion revision.		

# **Changes that Cannot be Migrated**

A small set of changes cannot be implemented in the other architecture because they do not make sense in the other architecture. The best example of this occurs when moving logic in a design; because the logic fabric is different between the two architectures, locations in Stratix II make no sense in HardCopy II and vice versa.

# Overall Migration Flow

This section outlines the migration flow and the suggested procedure for implementing changes in both revisions to ensure a successful Revision Compare such that the design can be submitted to the HardCopy Design Center.

# **Preparing the Revisions**

The general procedure for migrating changes between devices is the same, whether going from Stratix II to HardCopy II or vice versa. The major steps are as follows:

- 1. Compile the design on the initial device.
- 2. Migrate the design from the initial device to the target device in the companion revision.
- 3. Compile the companion revision.
- 4. Perform a Revision Compare operation. The two revisions should pass the Revision Compare.

If testing identifies problems requiring ECO changes, equivalent changes can be applied to both Stratix II and HardCopy II revisions, as described in the next section.

## **Applying ECO Changes**

The general flow for applying equivalent changes in companion revisions is as follows:

- Make changes in one revision using the Chip Planner tools (Chip Planner, Resource Property Editor, and Change Manager), then verify and export these changes. The procedure for doing this is as follows:
  - a. Make changes using the Chip Planner tool.
  - b. Perform a netlist check using the Check and Save All Netlist Changes command.
  - Verify correctness using timing analysis, simulation, and prototyping (Stratix II only). If more changes are required, repeat steps a-b.
  - d. Export change records from the Change Manager to Tcl scripts, or .csv or .txt file formats.
    - This exported file is used to assist in making the equivalent changes in the companion revision.
- 2. Open the companion revision in the Quartus II software.
- Using the exported file, manually reapply the changes using the Chip Planner tool.
  - As stated previously, some changes can be reapplied directly to the companion revision (either manually or by applying the Tcl commands), while others require some modifications.
- Perform a Revision Compare operation. The revisions should now match once again.
- 5. Verify the correctness of all changes (you may need to run timing analysis).
- Run the HardCopy II Assembler and the HardCopy II Netlist Writer for design submission along with handoff files.

The Tcl command for running the HardCopy II Assembler is as follows:

```
execute_module -tool asm -args "--
read_settings_files=\ off --write_settings_files=off"
```

The Tcl command for the HardCopy II Netlist Writer is as follows:

```
execute_module -tool cdb -args "--
generate hardcopyii files"\
```



For more information about using Chip Planner, refer to the *Quartus II Engineering Change Management with Chip Planner* chapter in volume 3 of the *Quartus II Handbook* at www.altera.com.

# Formal Verification of Stratix II and HardCopy II Revisions

Third-party formal verification software is available for your HardCopy II design. Cadence Encounter Conformal verification software is used for Stratix II and HardCopy II families, as well as several other Altera product families.

To use the Conformal software with the Quartus II software project for your Stratix II and HardCopy II design revisions, you must enable the **EDA Netlist Writer.** It is necessary to turn on the EDA Netlist Writer so it can generate the necessary netlists and command files needed to run the Conformal software. To automatically run the EDA Netlist Writer during the compile of your Stratix II and HardCopy II design revisions, perform the following steps:

- On the Assignment menu, click EDA Tool Settings. The Settings dialog box displays.
- 2. In the **EDA Tool Settings** list, select **Formal Verification**, and in the **Tool name** list, select **Conformal LEC**.
- Compile your Stratix II and Hardcopy II design revisions, with both the EDA Tool Settings and the Conformal LEC turned on so the EDA Netlist Writer automatically runs.

The Quartus II EDA Netlist Writer produces one netlist for Stratix II when it is run on that revision, and generates a second netlist when it runs on the HardCopy II revision. You can compare your Stratix II post-compile netlist to your RTL source code using the scripts generated by the EDA Netlist Writer. Similarly, you can compare your HardCopy II post-compile netlist to your RTL source code with scripts provided by the EDA Netlist Writer.



For more information about using the Cadence Encounter Conformal verification software, refer to the *Cadence Encounter Conformal Support* chapter in volume 3 of the *Quartus II Handbook*.

# HardCopy II Utilities Menu

The **HardCopy II Utilities** menu in the Quartus II software is shown Figure 5–9. To access this menu, on the Project menu, click **HardCopy II Utilities**. This menu contains the main functions you use to develop your HardCopy II design and Stratix II FPGA prototype companion revision. From the HardCopy II Utilities menu, you can:

- Create or update HardCopy II companion revisions
- Set which HardCopy II companion revision is the current revision
- Generate a HardCopy II Handoff Report for design reviews
- Archive HardCopy II Handoff Files for submission to the HardCopy Design Center
- Compare the companion revisions for functional equivalence
- Track your design progress using the HardCopy II Advisor




Figure 5-9. HardCopy II Utilities Menu

Each of the features within **HardCopy II Utilities** is summarized in Table 5–4. The process for using each of these features is explained in the following sections.

Table 5–4. HardCop	Table 5–4. HardCopy II Utilities Menu Options					
Menu	Description	Applicable Design Revision	Restrictions			
Create/Overwrite HardCopy II Companion Revision	Create a new companion revision or update an existing companion revision for your Stratix II and HardCopy II design.	Stratix II prototype design and HardCopy II Companion Revision	<ul> <li>Must disable Auto Device selection</li> <li>Must set a Stratix II device and a HardCopy II companion device</li> </ul>			
Set Current HardCopy II Companion Revision	Specify which companion revision to associate with current design revision.	Stratix II prototype design and HardCopy II Companion Revision	Companion Revision must already exist			
Compare HardCopy II Companion Revisions	Compares the Stratix II design revision with the HardCopy II companion design revision and generates a report.	Stratix II prototype design and HardCopy II Companion Revision	Compilation of both revisions must be complete			
Generate HardCopy II Handoff Report	Generate a report containing important design information files and messages generated by the Quartus II compile	Stratix II prototype design and HardCopy II Companion Revision	Compilation of both revisions must be complete     Compare HardCopy II Companion Revisions must have been executed			
Archive HardCopy II Handoff Files	Generate a Quartus II Archive File specifically for submitting the design to the HardCopy Design Center. Similar to the HardCopy Files Wizard for HardCopy Stratix and APEX.	HardCopy II Companion Revision	Compilation of both revisions must be completed     Compare HardCopy II Companion Revisions must have been executed     Generate HardCopy Handoff Report must have been executed			
HardCopy II Advisor	Open an Advisor, similar to the Resource Optimization Advisor, helping you through the steps of creating a HardCopy II project.	Stratix II prototype design and HardCopy II Companion Revision	None			

# **Companion Revisions**

HardCopy II designs follow a different development flow in the Quartus II software compared with previous HardCopy families. You can create multiple revisions of your Stratix II prototype design, but you can also create separate revisions of your design for a HardCopy II device.


The Quartus II software creates specific HardCopy II design revisions of the project in conjunction to the regular project revisions. These parallel design revisions for HardCopy II devices are called companion revisions.



Although you can create multiple project revisions, Altera recommends that you maintain only one Stratix II FPGA revision once you have created the HardCopy II companion revision.


When you have successfully compiled your Stratix II prototype FPGA, you can create a HardCopy II companion revision of your design and proceed with compiling the HardCopy II companion revision. To create a companion revision, on the Project menu, point to HardCopy II Utilities and click **Create/Overwrite HardCopy II Companion Revision**. Use the dialog box to create a new companion revision or overwrite an existing companion revision (Figure 5–10).

Figure 5–10. Create or Overwrite HardCopy II Companion Revision



You can associate only one Stratix II revision to one HardCopy II companion revision. If you created more than one revision or more than one companion revision, set the current companion for the revision you are working on. On the Project menu, point to HardCopy II Utilities and click **Set Current HardCopy II Companion Revision** (Figure 5–11).

Figure 5-11. Set Current HardCopy II Companion Revision




### **Compiling the HardCopy II Companion Revision**

The Quartus II software allows you to compile your HardCopy II design with preliminary timing information. The timing constraints for the HardCopy II companion revision can be the same as the Stratix II design used to create the revision. The Quartus II software contains preliminary timing models for HardCopy II devices and you can gauge how much performance improvement you can achieve in the HardCopy II device compared to the Stratix II FPGA. Altera verifies that the HardCopy II Companion Device timing requirements are met in the HardCopy Design Center.

After you create your HardCopy II companion revision from your compiled Stratix II design, select the companion revision in the Quartus II software design revision drop-down box (Figure 5–12) or from the **Revisions** list. Compile the HardCopy II companion revision. After the Quartus II software compiles your design, you can perform a comparison check of the HardCopy II companion revision to the Stratix II prototype revision.

Figure 5–12. Changing Current Revision



#### Comparing HardCopy II and Stratix II Companion Revisions

Altera uses the companion revisions in a single Quartus II project to maintain the seamless migration of your design from a Stratix II FPGA to a HardCopy II structured ASIC. This methodology allows you to design with one set of Register Transfer Level (RTL) code to be used in both Stratix II FPGA and HardCopy II structured ASIC, guaranteeing functional equivalency.

When making changes to companion revisions, use the Compare HardCopy II Companion Revisions feature to ensure that your Stratix II design matches your HardCopy II design functionality and compilation settings. To compare companion revisions, on the Project menu, point to HardCopy II Utilities and click Compare HardCopy II Companion Revisions.



You must perform this comparison after both Stratix II and HardCopy II designs are compiled in order to hand off the design to Altera's HardCopy Design Center

The Comparison Revision Summary is found in the Compilation Report and identifies where assignments were changed between revisions or if there is a change in the logic resource count due to different compilation settings.

# Generate HardCopy II Handoff Report

In order to submit a design to the HardCopy Design Center, you must generate a HardCopy II Handoff Report providing important information about the design that you want the HardCopy Design Center to review. To generate the HardCopy II Handoff Report, you must:

- Successfully compile both Stratix II and HardCopy II revisions of your design
- Successfully run the Compare HardCopy II Companion Revisions utility

Once you generate the HardCopy II Handoff Report, you can archive the design using the Archive HardCopy II Handoff Files utility described in "Archive HardCopy II Handoff Files" on page 5–29.

# Archive HardCopy II Handoff Files

The last step in the HardCopy II design methodology is to archive the HardCopy II project for submission to the HardCopy Design Center for back-end migration. The HardCopy II archive utility creates a different Quartus II Archive File than the standard Quartus II project archive

utility generates. This archive contains only the necessary data from the Quartus II project needed to implement the design in the HardCopy Design Center.

In order to use the **Archive HardCopy II Handoff Files** utility, you must complete the following:

- Compile both the Stratix II and HardCopy II revisions of your design
- Run the Compare HardCopy II Revisions utility
- Generate the HardCopy II Handoff Report

To select this option, on the Project menu, point to HardCopy II Utilities and click **Archive HardCopy II Handoff File** utility.

#### HardCopy II Advisor

The HardCopy II Advisor provides the list of tasks you should follow to develop your Stratix II prototype and your HardCopy II design. To run the HardCopy II Advisor, on the Project menu, point to HardCopy II Utilities and click **HardCopy II Advisor**. The following list highlights the checkpoints that the HardCopy II Advisor reviews. This list includes the major check points in the design process; it does not show every step in the process for completing your Stratix II and HardCopy II designs:

- 1. Select a Stratix II device.
- 2. Select a HardCopy II device.
- 3. Turn on the **Design Assistant**.
- 4. Set up timing constraints.
- 5. Check for incompatible assignments.
- 6. Compile and check the Stratix II design.
- 7. Create or overwrite the companion revision.
- 8. Compile and check the HardCopy II companion results.
- 9. Compare companion revisions.
- 10. Generate a Handoff Report.
- 11. Archive Handoff Files and send to Altera.

The HardCopy II Advisor shows the necessary steps that pertain to your current selected device. The Advisor shows a slightly different view for a design with Stratix II selected as compared to a design with HardCopy II selected.

In the Quartus II software, you can start designing with the HardCopy II device selected first, and build a Stratix II companion revision second. When you use this approach, the HardCopy II Advisor task list adjusts automatically to guide you from HardCopy II development through Stratix II FPGA prototyping, then completes the comparison archiving and handoff to Altera.

When your design uses the Stratix II FPGA as your starting point, Altera recommends following the Advisor guidelines for your Stratix II FPGA until you complete the prototype revision.

When the Stratix II FPGA design is complete, create and switch to your HardCopy II companion revision and follow the Advisor steps shown in that revision until you are finished with the HardCopy II revision and are ready to submit the design to Altera for back-end migration.

Each category in the HardCopy II Advisor list has an explanation of the recommended settings and constraints, as well as quick links to the features in the Quartus II software that are needed for each section. The HardCopy II Advisor displays:

- A green check box when you have successfully completed one of the steps
- A yellow caution sign for steps that must be completed before submitting your design to Altera for HardCopy development
- An information callout for items you must verify



Selecting an item within the HardCopy II flow menu provides a description of the task and recommended action. The view in the HardCopy II Advisor differs depending on the device you select.

Figure 5–13 shows the HardCopy II Advisor with the Stratix II device selected.

Figure 5-13. HardCopy II Advisor with Stratix II Selected





Figure 5–14 shows the HardCopy II Advisor with the HardCopy II device selected.

Figure 5-14. HardCopy II Advisor with HardCopy II Device Selected



# HardCopy II Floorplan View

The Quartus II software displays the preliminary timing closure floorplan and placement of your HardCopy II companion revision. This floorplan shows the preliminary placement and connectivity of all I/O pins, PLLs, memory blocks, HCell macros, and DSP HCell macros. Congestion mapping of routing connections can be viewed using the Layers Setting dialog box (in the View menu) settings. This is useful in analyzing densely packed areas of your floorplan that could be reducing the peak performance of your design. The HardCopy Design Center verifies final HCell macro timing and placement to guarantee timing closure is achieved.

Figure 5–15 shows an example of the HC230F1020 device floorplan.




Figure 5-15. HC230F1020 Device Floorplan

In this small example design, the logic is placed near the bottom edge. You can see the placement of a DSP block constructed of HCell Macros, various logic HCell Macros, and an M4K memory block. A labeled close-up view of this region is shown in Figure 5–16.

M4K Memory
Block

example\_ran.ram\_inst1|atsyncram.ram\_data\_rt1\_0|atsyncram\_

HCell Macros

Figure 5–16. Close-Up View of Floorplan

The HardCopy Design Center performs final placement and timing closure on your HardCopy II design based on the timing constraints provided in the Stratix II design.



For more information about the HardCopy Design Center's process, refer to the *Back-End Design Flow for HardCopy Series Devices* chapter in volume 1 of the *HardCopy Series Device Handbook*.

# **Conclusion**

You can use the Quartus II software to design HardCopy II devices and to develop prototypes using Stratix II FPGAs. This is done using the standard FPGA development process with the addition of the HardCopy II Device Resource Guide, HardCopy II Companion Devices assignment HardCopy II Utilities, and the HardCopy II Advisor.

The addition of the HardCopy II Advisor to the Quartus II software provides an instrumental development guide for you to complete your HardCopy II and Stratix II device designs. The HardCopy II Utilities included in the Quartus II software provide you with the tools necessary to complete your Stratix II FPGA prototype and HardCopy II structured ASIC design. The addition of the HardCopy II companion revisions feature to the process allows for rapid development and verification that your HardCopy II design is functionally equivalent to your Stratix II FPGA prototype.

# Document Revision History

Table 5–5 shows the revision history for this chapter.

Table 5–5. Docume	Table 5–5. Document Revision History				
Date and Document Version	Changes Made	Summary of Changes			
September 2008, v2.5	Updated chapter number and metadata.	_			
June 2007 v2.4	Updated with the current Quartus II software version 7.1 information.	_			
December 2006 v2.3	<ul> <li>Minor updates for the Quartus II software version 6.1.0</li> <li>Added "Performing ECOs with Change Manager and Chip Planner" and "Overall Migration Flow" sections.</li> <li>Updated "Quartus II Software Features Supported for HardCopy II Designs" section.</li> </ul>	A medium update to the chapter, due to changes in the Quartus II software version 6.1 release; most changes were in the "Performing ECOs with Change Manager and Chip Planner" and "Overall Migration Flow" sections.			
May 2006, v2.2	Added information on support for HardCopy II devices in version 6.0 of the Quartus II software.	_			
March 2006	Formerly chapter 18; no content change.	_			
October 2005 v2.1	<ul> <li>Moved Chapter 17 Quartus II Support for HardCopy II         Devices to Chapter 18 in Hardcopy Series Device         Handbook 3.2.</li> <li>Updated Graphics.</li> <li>Updated technical content for Quartus II 5.1 support of         HardCopy II devices.</li> </ul>	_			
May 2005 v2.0	Added information on support for HardCopy II devices in version 5.0 of the Quartus II software.	_			
January 2005 v1.0	Added document to the HardCopy Series Handbook.	_			



# 6. Script-Based Design for HardCopy II Devices

H51025-1.3

## Introduction

The Quartus® II software includes a set of command-line executables, many of which support an interactive Tcl shell. Using the Tcl shell, you can perform FPGA or HardCopy® design operations without using the Quartus® II window-based GUI.

This chapter provides an introduction to Tcl operations for script-based HardCopy II design using the interactive Tcl shell. Topics covered in this chapter include:

- Overview of Tcl scripting features in the Quartus II software
- HardCopy II design flow
- Applying location and timing constraints
- Synthesis, place and route for HardCopy II designs, and Stratix®II prototypes
- Design verification and analysis

# Tcl Support in the Quartus II Software

The Quartus II software provides different ways to execute Tcl commands and scripts, including:

- A Tcl Console window
- A Tcl Scripts dialogue box
- Command-line processing
- An interactive Tcl shell

The Tcl Console window and **Tcl Scripts** dialogue box both run within the Quartus II GUI and are not described here. Instead, this chapter focuses on the Interactive Tcl shell that you can use with the Quartus II command-line executables.



For more information about command-line processing and the use of Quartus II command-line executables in batchfiles, makefiles, and scripts, refer to the *Command-Line Scripting* chapter in volume 2 of the *Quartus II Handbook*.



For more information on the Quartus II Tcl implementation, refer to the *Tcl Reference Manual* and the *Tcl Scripting* chapter of the *Quartus II Handbook*.

## Interactive Tcl Shell

A number of the Quartus II executables can be run with an interactive Tcl shell as the user interface. These executables are identified in Table 6-1. The interactive Tcl shell supports Tcl version 8.4.

Table 6–1. Quartus II Command-Line Executables with Interactive Tcl Support				
Executable Name	Description			
quartus_sh	A basic Tcl interpreter shell. Supports assignment specification, compile operations, and native operating system commands. For more information, refer to quartus_sh in the Command-Line Executables section of the Quartus II Scripting Reference Manual.			
quartus_sta	The Quartus II TimeQuest timing analyzer engine supports building the timing graph for the design and timing analysis Tcl commands. For more information, refer to quartus_sta in the Command-Line Executables section of the Quartus II Scripting Reference Manual.			
quartus_tan	The Quartus II Classic Timing Analyzer engine supports building the timing graph for the design and timing analysis Tcl commands. For more information, refer to quartus_tan in the Command-Line Executables section of the Quartus II Scripting Reference Manual.			
quartus_cdb	The Quartus II database interface executable. Supports operations related to the design database such as LogicLock, back-annotation, and FPGA-HardCopy comparison for HardCopy II designs. For more information, refer to quartus_cdb in the Command-Line Executables section of the Quartus II Scripting Reference Manual.			
quartus_sim	The Quartus II Simulator. For more information, refer to quartus_sim in the Command-Line Executables section of the Quartus II Scripting Reference Manual.			

The interactive Tcl shell for command-line executables is invoked using the -s command-line switch. For example, to run the basic Quartus shell, type quartus sh -s at the command prompt:

The Quartus II Tcl implementation provides custom Tcl procedures to perform Quartus II operations. These procedures are organized into Tcl packages based on their functionality. Table 6–2 lists these Tcl packages and their availability. Some packages are loaded by default when the executable is invoked. Others must be explicitly loaded before their Tcl procedures are used. To load a particular package, use the <code>load\_package</code> Tcl procedure. For example, to load the flow package in the <code>quartus\_sh</code> shell, the following Tcl statement is executed:

tcl> load package flow



It is important to note that not all executables support all Tcl packages.

Table 6–2. Tcl Package Support in Quartus II Executables (Part 1 of 2)				
Executable Name	Supported Tcl Package	Loaded by Default?		
quartus_sta	device	Loaded		
	misc	Loaded		
	flow	Not loaded		
	project	Loaded		
	report	Loaded		
	sdc	Loaded		
	sta	Loaded		

Executable Name	Supported Tcl Package	Loaded by Default?
quartus_sh	device	Loaded
	flow	Not Loaded
	misc	Loaded
	project	Loaded
	report	Not Loaded
uartus_tan	advanced_timing	Not Loaded
	device	Not Loaded
	flow	Not Loaded
	logiclock	Not Loaded
	Misc	Loaded
	project	Loaded
	report	Not Loaded
	timing	Loaded
	timing_report	Not Loaded
uartus_cdb	backannotate	Not Loaded
	chip_editor	Not Loaded
	device	Loaded
	flow	Not Loaded
	logiclock	Not Loaded
	misc	Loaded
	project	Loaded
	report	Not Loaded
uartus_sim	device	Loaded
	flow	Not Loaded
	misc	Loaded
	project	Loaded
	report	Loaded
	simulator	Loaded

A brief description of each of the Tcl packages referenced in Table 6--2 is given in Table 6--3.



To find out which Tcl packages are loaded, use the command quartus\_??? --tcl\_eval help. For example: quartus\_sta --tcl\_eval help.

Table 6–3. Quartus	Table 6–3. Quartus II Tcl Package Descriptions				
Tcl Package	Description				
advanced_timing	Traverse the timing netlist and get information about timing modes.				
backannotate	Back annotate assignments.				
chip_editor	Identify and modify resource usage and routing with the Chip Editor.				
database_manager	Manage version-comparable database files.				
device	Get device and family information from the device database.				
flow	Compile a project, run command-line executables and other common flows.				
logiclock	Create and manage LogicLock regions.				
misc	Perform miscellaneous tasks.				
project	Create and manage projects and revisions and make any project assignments including timing assignments.				
report	Get information from report tables and create custom reports.				
simulator	Configure and perform simulations.				
stp	Operate the SignalTap® II Analyzer.				
timing	Annotate timing netlist with delay information, compute and report timing paths.				
timing_report	List timing paths.				

The Quartus II command-line executables and Tcl shells are supported on all Quartus II operating systems, including Microsoft Windows, Linux, and Unix platforms.



For more information on Quartus II Tcl packages and their available Tcl procedures, refer to the *Tcl Packages and Commands* chapter in the *Quartus II Scripting Reference Manual*.

# **Command-Line Processing**

In addition to the interactive Tcl shell, the Quartus II command-line executables support command-line switches for executing Tcl scripts and commands. When used with these switches, a command-line executable quits when complete. The command-line executables also provide switches for performing specific Quartus II operations. For example, the following c-shell script takes as its argument the top-level design file and entity name and runs it through the entire HardCopy II design flow.

```
!#/bin/csh
quartus_sh --flow compile %1
quartus_cdb %1 --create_companion=%1_hcii
quartus_sh --flow compile %1 -c %1_hcii
quartus_cdb --compare=%1 hcii %1 -c %1
```

This example shows what is, perhaps, the simplest way to execute the HardCopy II design flow. If you have developed and applied the design I/O, location and timing constraints for the project, these constraints are included during script execution.



For more information on the Quartus II executables and command-line options, refer to the *Command-Line Executables* chapter in the *Quartus II Scripting Reference Manual* and the *Command-Line Scripting* section in volume 2 of the *Quartus II Handbook*.

# The HardCopy II Design Flow

The Quartus II software supports both HardCopy II first and Stratix II first design flows. The Stratix II first flow involves the following:

- Compiling for the Stratix II FPGA prototype
- Verifying the Stratix II FPGA prototype
- Migrating the prototype design to a HardCopy II design
- Compiling the HardCopy II design
- Transferring your HardCopy II files to the Altera® Design Center

The Hardcopy II first flow is similar, but starts with compiling the HardCopy II target device. Once the HardCopy II compile completes successfully, the design is migrated to the Stratix II target.

The HardCopy II design flow in the Quartus II software is shown in Figure 6–1. To begin a design, create a new project and revision for the Stratix II FPGA prototype. Apply Quartus II settings together with I/O assignments and timing constraints. Compile the Stratix II prototype revision (synthesis, place and route, and assembly) to produce a complete layout, with timing closure and free from errors. You can now perform any additional functional and timing verification necessary and then implement and verify the prototype in hardware.

Once the FPGA prototype is verified, you can compile the HardCopy II design. Begin by creating a HardCopy II companion revision for the FPGA prototype:


- Create a HardCopy II companion revision for the FPGA prototype.
   All design settings and constraints are automatically migrated to the new companion revision.
- Compile the HardCopy II revision. As the compile runs, the Design Assistant checks for errors. When the compile completes, you should correct errors and resolve failures that appear in the Quartus II reports.

- 3. Run the HardCopy II Companion Revision Comparison tool to compare the HardCopy II design against the FPGA prototype. The comparison tool checks for structural equivalency and consistency between the two revisions.
- 4. If there are no mismatches, you can prepare the HardCopy II design files for transfer to the Altera Design Center.



In addition to design verification in the Quartus II software, the flow can generate files required to perform Static Timing Analysis (STA) in Synopsys' Primetime.

Figure 6-1. The HardCopy II Design Flow



The design flow of Figure 6–1 begins with a Stratix II FPGA prototype design and migrates this design to a HardCopy II device target, or begins with a HardCopy II target and migrates this design to a Stratix II target for FPGA prototyping. The design flow for both cases is shown in Figure 6–1.



For more information on the HardCopy II design flow and alternative methods to complete HardCopy II designs using the Quartus II GUI, refer to the *Quartus II Support for HardCopy II Devices* chapter in the *Quartus II Handbook* or the *HardCopy II Design Considerations* chapter in volume 1 of the *HardCopy Series Handbook*.

The following sections describe each step of the flow shown in Figure 6–1 and explains how each step is completed using the interactive Tcl shell.

# Creating a New Project

Both FPGA and HardCopy design in the Quartus II software revolve around the use of projects. You must create a project before you begin working with a new design. A project includes source design files (RTL and schematics), Quartus II tool settings, and a set of pin locations and timing constraints. Although a project can contain many different revisions for a design, each revision can have a unique set of design constraints, target device settings, and Quartus II software settings. You must explicitly open a project before you can perform other operations on the project. You must close the current project to switch to a different project or revision.

This section details the different operations relating to project management using Tcl commands.

# Creating a Stratix II Prototype Project

To create a new Stratix II prototype project, use the **project\_new** Tcl command. The syntax for this command is:

```
tcl> project_new [-family <family>] [-overwrite] \
    [-part <part>] [-revision <revision_name>] \
    <project name>
```

The only required argument for this command is the project name, project name>, although the target device family, part code, and revision
name can be specified at this time also. By default, the revision name is
the same as the project name. The device family and part code can be set
later using the set\_global\_assignment command. For example, to create

a project called demo\_design with the default revision name of demo\_design and an unspecified target device family or part, the following Tcl command is executed:

```
tcl> project new demo design
```

Creating a new project creates a quartus settings file (QSF) and a Quartus II Project file (QPF) in the current directory. In addition, a db subdirectory is created that is used to store Quartus II database files. In the case of the <code>demo\_design</code> project example, the following files are created in the project directory:

```
demo_design.qpf
demo_design.qsf
db/
    demo_design.db info
```

# **Opening a Project**

The project created automatically opens when you use the **project\_new** command. In future Quartus II sessions, or if you close the project, you must open the project with the Tcl command: **project\_open**. The syntax for the **project\_open** command is:

```
tcl> project_open [-current_revision] \
    [-revision <revision name>] project name>
```

For example, to open the default revision of project demo\_design, execute the following Tcl command:

```
tcl> project open demo design
```



It is a good practice to have consistent names for the Stratix II and HardCopy II revisions of your project. This makes it easy to identify which revision is which. For example, naming your revisions *projectname\_fpga* and *projectname\_hcii* would help you easily identify which revision is the Stratix II revision, and which is the HardCopy II revision.

# Closing a Project

Before ending a Quartus II project session, it is good practice to close the Quartus II project using the **project\_close** command. This ensures that any changes you have made to your project are written to the Quartus II QSF file. The syntax for the **project\_close** command is:

```
tcl> project close [-dont export assignments]
```

## **New Project Example Script**

The following script shows the use of Tcl commands for opening and closing a project called demo\_design with the revision name, demo\_design\_fpga. If the project does not already exist, it is created. This script makes use of the **project\_exists** and **project\_open** Tcl commands.

```
## Example Tcl Script for opening and closing a project

## Open Project demo_design. If the Project does not Already
## Exist, Create it

if [is_project_open] project_close
if [project_exists demo_design] {
   project_open demo_design -revision demo_design_fpga
} else {
   project_new demo_design -revision demo_design_fpga
}

## Include Other Tcl Commands Here ...

## Close project demo_design and write any changes to settings to
## demo_design.qsf
project_close

## End of script
```



For more information on these and other useful project-related commands, refer to the *Project* section in the *Tcl Packages and Commands* chapter in the *Quartus II Scripting Reference Manual*.

# Making Global Assignments

## Initializing a HardCopy II Design

For a HardCopy II design, the following key operations are required after a Quartus II project is created:

- Specify design source files (Verilog, VHDL, AHDL, EDIF, and BDF files)
- Specify the Stratix II prototype target family and device name
- Specify the HardCopy II companion revision and migration device
- Enable the Design Assistant
- Make recommended HardCopy II specific Quartus II tool settings

In addition to these, other project settings affecting downstream tools, such as synthesis and place-and-route, can be made at this time.

The operations listed above are performed using the **set\_global\_assignment** command. The syntax for this command is:

```
tcl> set_global_assignment [-comment<comment>] \
    [-disable] [-entity <entity_name>] -name <name> \
    [-remove] [-section id <section id>] <value>
```

The most important parameters for the **set\_global\_assignment** command are *<name>* and *<value>*. The *<name>* argument specifies the Quartus II global variable to be set and *<value>* is the new value assigned to that variable.

One of the steps in initializing a HardCopy II design is to turn on the Design Assistant. When run in the GUI, the Design Assistant provides a visual checklist for running both the Stratix II and HardCopy II phases of the design. For first-time users, this can provide a powerful guide for successfully completing your HardCopy II project.

The key global variables for a HardCopy II project are listed in Table 6–4.

Table 6–4. Key HardCopy II Design Settings		
Global Variable Name < <i>name</i> >	Value Description < <i>value</i> >	
VERILOG_FILE	Verilog file name.	
VHDL_FILE	VHDL file name.	
AHDL_FILE	Altera HDL file name.	
EDIF_FILE	EDIF file name.	
BDF_FILE	Altera schematic file name.	
FAMILY	Device family name, for example, Stratix II.	
DEVICE	Prototype FPGA target device name.	
TOP_LEVEL_ENTITY	Top-level design entity or module name.	
DEVICE_TECHNOLOGY_MIGRATION_LIST	HardCopy II target device name.	
COMPANION_REVISION	HardCopy II design revision name.	
ENABLE_DRC_SETTINGS	Turn on the Design Assistant.	
USE_TIMEQUEST_TIMING_ANALYZER	Set TimeQuest as the default timing analyzer <on>.</on>	
SDC_FILE	File of TimeQuest constraints <constraint_file.sdc>.</constraint_file.sdc>	
You only need the following settings when using Classic Timing Analyzer. Usi Classic Timing Analyzer is not recommended.		
REPORT_IO_PATHS_SEPARATELY	Creates a separate report panel for input and output min and max timing results.	
FLOW_ENABLE_TIMING_CONSTRAINT_CHECK	Timing constraints are checked for completeness (all clock domains constraints and minimum and maximum constraints are set for all I/O paths).	
DO_COMBINED_ANALYSIS	Timing analysis are run for fast and slow operating conditions and for best and worst-case timing analysis, respectively.	
IGNORE_CLOCK_SETTINGS	This must be turned off.	
ENABLE_RECOVERY_REMOVAL_ANALYSIS	Verify recovery and removal times on asynchronous control and reset signals.	
ENABLE_CLOCK_LATENCY	Clock latency is included in timing analysis to asses clock-insertion timing and clock skew.	

The DEVICE and DEVICE\_TECHNOLOGY\_MIGRATION\_LIST variables are the parts used for the Stratix II prototype design and the HardCopy II design. The selected Stratix II prototype device must be compatible with the selected HardCopy II device to make migration possible. Valid pairings for these devices are listed in Table 6–5.

For the DEVICE\_TECHNOLOGY\_MIGRATION\_LIST variable, the HardCopy II part names listed in Table 6–5 are used. For the DEVICE variables, the Stratix II part names include the speed grade for the part. The speed grade is a two character code indicating industrial (I) or commercial (C) and the speed indicator (number 3, 4, or 5). For example, a -4 commercial part is denoted using the two character speed grade C4. The two-character speed grade is appended to the Stratix II part name to form the value string for the DEVICE variable.

Table 6–5. Stratix II Prototype Options for HardCopy II (Part 1 of 2)		
HardCopy II Part	Stratix II Prototype Part	
HC210F484C HC210W484C	EP2S30F484C3 EP2S30F484C4 EP2S30F484C5 EP2S30F484I4	
	EP2S60F484C3 EP2S60F484C4 EP2S60F484C5 EP2S60F484I4	
	EP2S90H484C4 EP2S90H484C5	
HC220F672C	EP2S60F672C3 EP2S60F672C4 EP2S60F672C5 EP2S60F672I4	
HC220F780C	EP2S90F780C4 EP2S90F780C5	
	EP2S130F780C4 EP2S130F780C5	

Table 6–5. Stratix II Prototype Options for HardCopy II (Part 2 of 2)		
HardCopy II Part	Stratix II Prototype Part	
HC230F1020C	EP2S90F1020C3 EP2S90F1020C4 EP2S90F1020C5 EP2S90F1020I4	
	EP2S130F1020C3 EP2S130F1020C4 EP2S130F1020C5 EP2S130F1020I4	
	EP2S180F1020C3 EP2S180F1020C4 EP2S180F1020C5 EP2S180F1020I4	
HC2401020C	EP2S180F1020C3 EP2S180F1020C4 EP2S180F1020C5 EP2S180F1020I4	
HC240F1508C	EP2S180F1508C3 EP2S180F1508C4 EP2S180F1508C5 EP2S180F1508I4	

The following two Tcl commands demonstrate setting the <code>DEVICE</code> and <code>DEVICE</code> <code>TECHNOLOGY</code> <code>MIGRATION</code> <code>LIST</code> variables.

tcl> set\_global\_assignment -name DEVICE EP2S90F1020C4
tcl> set\_global\_assignment -name \
 DEVICE TECHNOLOGY MIGRATION LIST HC230F1020C

# The Design Assistant

You should turn on the Design Assistant at the beginning of the design process by turning on the ENABLE DRC SETTINGS global variable.

```
tcl> set_global_assignment \
    -name ENABLE_DRC_SETTINGS ON
```

The Design Assistant runs concurrently with every step of both the prototype Stratix II and HardCopy II design flows. When the Design Assistant is turned on, the Quartus II software checks to ensure that the project fully complies with all HardCopy II design rules and requirements.



For more information on the Design Assistant, refer to the *Design Guidelines for HardCopy II Devices* chapter in volume 1 of the *HardCopy Series Handbook* and the *Quartus Support for HardCopy II Devices* chapter in the *Quartus II Handbook*.

## **Example Tcl Script for Making Global Assignments**

The example Tcl script below illustrates the application of global constraints for a HardCopy II project.

```
## Example Global Assignments Script for a HardCopy II Design
## This Script Applies Settings for a EP2S90 Stratix II
## prototype FPGA target and a HC230 HardCopy II target
## Source Design File Settings
## =========
set global assignment -name VERILOG FILE demo design.v
set global assignment -name VERILOG FILE example ram.v
## Stratix II Prototype FPGA Target Settings
## =============
set_global_assignment -name FAMILY "Stratix II"
set global assignment -name DEVICE EP2S90F1020C4
set global assignment -name TOP LEVEL ENTITY demo design
## HardCopy II Companion Revision and Target Settings
set global assignment -name COMPANION REVISION NAME \
                                   demo design hardcopyii
set global assignment -name DEVICE TECHNOLOGY MIGRATION LIST HC230F1020
## Design Assistant Assignments and Settings Required for HardCopy II
##----
set global assignment -name ENABLE DRC SETTINGS ON
set global assignment -name ERROR CHECK FREQUENCY DIVISOR 1
set global assignment -name REPORT IO PATHS SEPARATELY ON
## The following assignments are Classic Timing Analyzer only
## and are not used by TimeOuest.
set global assignment -name FLOW ENABLE TIMING CONSTRAINT CHECK ON
set global assignment -name DO COMBINED ANALYSIS ON
set global assignment -name IGNORE CLOCK SETTINGS OFF
set_global_assignment -name ENABLE_RECOVERY_REMOVAL_ANALYSIS ON
set global assignment -name ENABLE CLOCK LATENCY ON
## End of Script
```

# Making I/O Assignments

Because of the complex rules governing the use of programmable I/O cells and their availability for specific pins and packages, Altera highly recommends that I/O assignments are completed using the Pin Planning tool and the Assignment Editor in the Quartus II GUI. These tools ensure that all of the rules regarding each pin and I/O cell are applied correctly. The Quartus II GUI can export a Tcl script containing all I/O assignments and specifications. I/O assignments are described here for information only.



For more information on I/O location and type assignments using the Quartus II Assignment Editor and Pin Planner tools, refer to the *Assignment Editor* chapter in volume 2 of the *Quartus II Handbook*.

In this section, I/O specification is considered in two parts:

- Pin assignments
- I/O type assignments

## **Pin Assignments**

Design I/O signals are assigned to package balls using the **set\_location\_assignment** command. The syntax for this command is given below:

```
tcl> set_location_assignment [-comment <comment>] \
    [-disable] [-remove] -to <destination> <value>
```

Here, <destination> is the package ball name and <value> is the design I/O signal name. For BGA and FBGA packages, the ball name follows the form PIN\_<coordinate>. For example, to assign design I/O signal data out[15] to package ball AL17:

```
tcl> set_location_assignment -to PIN_AL17 data_out[15]
```

# Setting I/O Type and Parameters

For I/O type and parameter specification, the **set\_instance\_assignment** command is used. The syntax for this command is:

```
tcl> set_instance_assignment [-comment <comment>] \
    [-disable] [-entity <entity_name>] \
    [-from <source>] -name <name> [-remove] \
    [-section_id <section_id>] \
    [-to <destination>] <value>
```

The assignment name, <name>, should be set to IO\_STANDARD to indicate that an I/O specification is being applied. The related I/O signal is specified as -to <destination>. The destination argument is a string providing details on the I/O type, such as levels and standards. Table 6–6 lists the strings corresponding to the I/O standards supported in HardCopy II devices.

I/O Type or < <i>name</i> >	Description	
LVTTL	LVTTL I/O	
LVCMOS	LVCMOS I/O	
"3.3-V PCI"	3.3-V PCI I/O	
"3.3-V PCI-X"	3.3-V PCI X I/O	
"1.5 V"	1.5-V I/O	
"1.8 V"	1.8-V I/O	
"2.5 V"	2.5-V I/O	
"1.5-V HSTL CLASS I"	QDRII SRAM 1.5-V I/O	
"1.5-V HSTL CLASS II"	QDRII SRAM 1.5-V I/O	
"1.8-V HSTL CLASS I"	QDRII SRAM/RLDRAM II 1.8-V I/O	
"1.8-V HSTL CLASS II"	QDRII SRAM/RLDRAM II 1.8-V I/O	
"DIFFERENTIAL 1.5-V HSTL CLASS I"	Memory clock interface	
"DIFFERENTIAL 1.5-V HSTL CLASS II"	Memory clock interface	
"DIFFERENTIAL 1.8-V HSTL CLASS I"	Memory clock interface	
"DIFFERENTIAL 1.8-V HSTL CLASS II"	Memory clock interface	
"DIFFERENTIAL 1.8-V SSTL CLASS I"	DDR2 SDRAM	
"DIFFERENTIAL 1.8-V SSTL CLASS II"	DDR2 SDRAM	
"DIFFERENTIAL SSTL-2"	DDR SDRAM	
"DIFFERENTIAL 2.5-V SSTL CLASS II"	DDR SDRAM	
"SSTL-18 CLASS I"	DDR2 SDRAM	
"SSTL-18 CLASS II"	DDR2 SDRAM	
"SSTL-2 CLASS I"	DDR SDRAM	
"SSTL-2 CLASS II"	DDR SDRAM	
LVDS	2.5-V differential signaling	
HYPERTRANSPORT	2.5-V differential signaling	
LVPCL	Differential	

You can specify a number of other I/O parameters by using the **set\_instance\_assignment** command. Some of the more common parameters are listed in Table 6–7.

Table 6–7. Tcl Common I/O Parameter Settings			
< <i>name</i> > setting	< <i>value</i> > setting	Description	
weak_pull_up_resistor	on	Implement a weak pull-up resistor on the pin.	
output_pin_load	integer	Capacitive load for an output or bidirectional pin. Units of pF.	
fast_output_register	on	Implements a fast output register in the I/O cell or adjacent LAB.	
fast_output_enable_register	on	Implement a fast output enable register in the I/O cell or/and adjacent LAB.	
fast_input_register	on	Implements a fast input register in the I/O cell or adjacent LAB.	
current_strength_new	2 mA, 4 mA, 8 mA, 10 mA, 12 mA, 16 mA, 18 mA, 20 mA, 24 mA	Drive strength for an output or bidi pin.	
	minimum_current or maximum_current		
stratixii_termination	differential  "series 25 ohms with calibration"  "series 25 ohms without calibration"  "series 50 ohms with calibration"  "series 50 ohms without calibration"	On-chip termination (or impedance matching) for an I/O pin.	



For more information on I/O availability in HardCopy II devices, refer to the I/O Structures and Features section in volume 1 of the HardCopy Series Handbook.

## I/O Assignment Example Script

The following Tcl script example specifies several different I/O constraints.

```
## Signal-Ball Assignments
set location assignment PIN AH5 -to addr out[0]
set location assignment PIN AH6 -to addr out[1]
set location assignment PIN AJ5 -to data in[0]
set location assignment PIN AJ6 -to data in[1]
set location assignment PIN AJ32 -to resetn
set location assignment PIN AM17 -to ref clk
# I/O Type and Parameter Assignments
set instance assignment -name IO STANDARD "1.5-V HSTL CLASS II" -to addr out[0]
set instance assignment -name IO STANDARD "1.5-V HSTL CLASS II" -to addr out[1]
set instance assignment -name IO STANDARD "1.5-V HSTL CLASS II" -to data in[0]
set instance assignment -name IO STANDARD "1.5-V HSTL CLASS II" -to data in[1]
set_instance_assignment -name IO_STANDARD LVDS -to resetn
set instance assignment -name IO STANDARD LVCMOS -to ref clk
set_instance_assignment -name fast_input_register on -to data_in[0]
set instance assignment -name fast input register on -to data in[1]
set_instance_assignment -name fast_output_register on -to addr_out[0]
set instance assignment -name fast output register on -to addr out[1]
set_instance_assignment -name output_pin_load 10 -to addr_out[0]
set_instance_assignment -name output_pin_load 10 -to addr_out[1]
set instance assignment -name current strength new 16mA -to addr out[0]
set instance assignment -name stratixii termination "series 25 ohms without calibration"\
-to data in[1]
```

# Assigning Timing Constraints

# **Planning Design Timing Constraints**

Timing constraints ensure that a design compiled in the Quartus II software meets specific timing requirements. When you target an FPGA, you may decide not to apply a complete set of timing constraints, choosing instead to fix any timing problems in your prototype system if and when they arise. HardCopy devices, however, cannot be modified using reconfiguration to fix timing problems, so it is critically important that a design is fully constrained. Designs not fully constrained would result in significantly different timing characteristics between the prototype Stratix II FPGA and the HardCopy II device. By fully constraining a design, Altera can guarantee that both the Stratix II FPGA and the HardCopy II device fully complies with your timing specifications.

The minimum set of timing constraints for a HardCopy II design are:

- Clock settings (F<sub>MAX</sub>) for each and every clock domain
- Minimum and maximum delays for all I/O paths, including asynchronous reset and control I/O signals

In addition, it is good design practice to develop timing constraints to cover:

- Specific cross-clock domain timing requirements
- False paths
- Multicycle paths

In TimeQuest, timing constraints are written in TimeQuest SDC format and are read from an SDC file. An example file is *demo\_design.*sdc. See "Using TimeQuest" on page 6–30.

In the Classic Timing Analyzer, timing constraints are applied using dedicated Tcl commands and by assigning timing-specific attributes using the **set instance assignment** command.

This section provides an overview of timing constraint development using Tcl commands.



For more information on timing constraints, refer to the *Timing Analysis* section in volume 3 of the *Quartus II Handbook*.

# **Specifying System Clocks**

The most basic constraints that should be applied describe the clock for each clock domain. Parameters usually specified for each clock are:

- Clock period
- Latency (LATE\_CLOCK\_LATENCY/EARLY\_CLOCK\_LATENCY assignments)
- Uncertainty (set clock uncertainty command)

Clock uncertainty specified with the **set\_clock\_uncertainty** command models any uncertainty in the clock period, including jitter, and is often used to introduce some margin into the target clock frequency. The following example constraints illustrate clock definition for a design with two clock domains, clk\_a and clk\_b. In this case, both clocks run at 100 MHz, but with different clock latency and skew.

```
## Example TimeQuest SDC Constraints Defining Clocks clk_a and clk_b
create_clock -period 10.0 -name clk_a [get_ports clk_a]
set_clock_latency -source -late 3.0 clk_a
set_clock_latency -source -early 2.0 clk_a
```

```
set_clock_uncertainty -to clk_a 0.25

create_clock -period 10.0 -name clk_b [get_ports clk_b]
set_clock_latency -source -late 4.0 clk_b
set_clock_latency -source -early 3.0 clk_b
set_clock_uncertainty -to clk_b 0.25
```

## Input/Output Timing

System clock parameters define the setup and hold timing for register to register paths within each clock domain. I/O timing parameters are used to describe I/O to register, and register to I/O timing.

The **set\_input\_delay** constraint is used to specify the delay from a source external to the chip to an input pin, relative to a defined clock. The syntax for this command is given below.

```
set_input_delay \
    -clock < clock name> \
    [-clock_fall] \
    [-rise | -fall] \
    [-max | -min] \
    [-add_delay] \
    [-reference_pin < pin or port>] \
    <delay value> \
    <port pin list>
```

The *<clock name>* argument specifies the reference clock for the delay. The *<port pin list>* argument is the top-level input signal for the design, and *<delay value>* is the external delay. The external delay is measured from the positive (rising) edge of *<clock>* unless the *-clock\_fall* argument is specified. The *-min* and *-max* arguments are used to specify whether *<delay value>* is the minimum or maximum external delay, respectively.

The **set\_output\_delay** constraint is similar to the **set\_input\_delay** constraint except that it specifies the delay from an output pin to its external destination relative to a clock.

```
set_output_delay \
    -clock < clock name> \
    [-clock_fall] \
    [-rise | -fall] \
    [-max | -min] \
    [-add_delay] \
    [-reference_pin < pin or port>] \
    <delay value> \
    <port pin list>
```

As an example, the following Tcl script specifies input and output min and max delays for two I/O signals. Input data\_in[0] has minimum and maximum external delays of 3 ns and 7 ns, respectively. Output data\_out[0] has minimum and maximum external delays of 4 ns and 8 ns, respectively. The external input delays for data\_in[0] are relative to the positive edge of clock ref\_clk and the external output delays for data\_out[0] are relative to the negative edge of clock ref\_clk.

```
# Tcl Script Setting I/O Timing Using set_input_delay and set_output_delay
set_input_delay -clock ref_clk -max 7.0 [get_ports data_in[0]]
set_input_delay -clock ref_clk -min 3.0 [get_ports data_in[0]]
set_output_delay -clock ref_clk -max 8.0 [get_ports data_out[0]]
set output delay -clock ref_clk -min 4.0 [get_ports data_out[0]]
```

## **Creating Timing Exceptions**

Timing exceptions are used to correct timing constraints not covered by clock settings and I/O timing settings. The most common of these are multicycle paths and false paths.

In TimeQuest, multicycle paths are described using the **set\_multicycle\_path** constraint. The syntax for this constraint is:

```
set multicycle path [-setup][-hold][-start]
```

In Classic Timing Analyzer, multicycle paths are described using the **set\_multicycle\_assignment** command. The syntax for this command is:

```
tcl> set_multicycle_assignment [-comment <comment>] \
  [-disable] [-end] [-from <from_list>] \
  [-hold] [-remove] [-setup] [-start] \
  [-to <to_list>] <path_multiplier>
```

In either timing analyzer, multicycle assignments are made with the -setup argument, to specify the maximum number of cycles, or with the -hold argument, to specify the minimum number of cycles for a path.

False paths describe paths that should not be included in timing optimization or analysis operations. In the Quartus II software, there are a number of ways to describe false paths. By default, in Classic Timing Analyzer, feedback from the output to input side of bidirectional I/O, read-while-write paths through memories, and cross-clock domain paths are not timed during optimization or timing analysis. By default, in Time Quest, cross-clock domain paths are timed.



To change these default settings, refer to the *Timing Settings* section in the *Quartus II Support of HardCopy Series Devices* chapter in volume 1 of the *Quartus II Handbook*.

In TimeQuest, the constraint **set\_false\_path** is used to describe paths that should not be included in timing optimization or analysis. The syntax for this constraint is:

```
tcl> set_false_path \
    [-from <from list>] \
    [-to <to list>] \
    [-thru <thru list>]
```

In Classic Timing Analyzer, the most common command for controlling false paths is the **set\_timing\_cut\_assignment** command. The syntax for this command is:

```
tcl> set_timing_cut_assignment \
    [-comment <comment>] \
    [-disable] \
    [-from <from_pin_list>] \
    [-remove] \
    [-to <to pin list>]
```

All paths between nodes in the *<from\_pin\_list>* to nodes in the *<to\_pin\_list>* are excluded from timing optimization and analysis operations.

# **Example of TimeQuest SDC Constraints**

# **Example of Classic Timing Analyzer Tcl Script**

This section has provided an overview of Tcl commands for applying timing constraints.



For more information on the application of timing constraints using Tcl commands, refer to the *Tcl Packages and Commands* chapter in the *Quartus II Scripting Reference Manual*.

# Compiling the Stratix II Prototype Design

Once all global assignments, resource assignments, and timing assignments have been specified, the next step in the design process is to compile the Stratix II FPGA prototype design. The <code>execute\_flow</code> command is provided for this purpose and supports various arguments affecting the compilation process. The syntax for this command is:

```
tcl> execute_flow \
    [-analysis_and_elaboration] \
    [-attempt_similar_placement] \
    [-check_ios] \
    [-check_netlist] \
    [-compile] \
    [-compile_and_simulate] \
    [-early_timing_estimate] \
    [-eco] [-export_database] \
    [-fast_model] \
    [-generate_functional_sim_netlist] \
    [-import_database]
```

The switches relevant to prototype Stratix II and HardCopy II design are listed in Table 6–8.

Table 6-8. execute_flow Tcl Command Switches		
Switch	Description	
analysis_and_elaboration	Perform synthesis and mapping to the target Altera technology	
attempt_similar_placement	Runs Attempt Similar Placement	
check_ios	Verify I/O assignments	
check_netlist	Perform syntax checks on the netlist	
compile	Execute the Quartus II compilation flow	
compile_and_simulate	As for compile, but also run simulation	
early_timing_estimate	Runs the early timing estimator	
eco	Executes a Fitter ECO compilation	
export_database	Exports a Version-Compatible Database	
fast_model	Runs Timing Analysis (fast mode analysis)	
generate_functional_sim_netlist	Generate a Simulation Netlist	
import_database	Imports a Version-Compatible Database	



It is important to note that the HardCopy switches for the execute\_flow command are for HardCopy Stratix designs, not HardCopy II designs.

The simplest way to run the <code>execute\_flow</code> command is to use the <code>-compile</code> switch.

tcl> execute flow -compile

Running the **execute\_flow** command in this way executes the four stages of the Quartus II compilation flow with default settings for each stage:

- Analysis and Synthesis
- Fitter
- Timing Analysis
- Assembler

The Design Assistant and Timing constraint checks are run if they are enabled in the Quartus II Settings file.

You should check I/O assignments to avoid problems in downstream compile operations. To do this, the <code>execute\_flow</code> compilation is broken into three steps:

- 1. tcl> execute flow-analysis and elaboration
- 2. tcl> execute flow-check ios
- 3. tcl> execute flow -compile

It should be noted that, in the interests of clarity and brevity, the Tcl fragments given here do not incorporate any error checking. However, it is good practice to include code in your Tcl scripts that checks for success as your design proceeds. In the case of the <code>execute\_flow</code> procedure, the return value can be used with the Tcl catch command to handle success or failure. The example below shows one option for doing this.



For more information on the **execute\_flow** command, refer to the command description in the *Tcl Packages and Commands* chapter in the *Quartus II Scripting Reference Manual*.

# Compiling the HardCopy II Design

Once the Stratix II FPGA prototype design is compiled and verified, you can compile the HardCopy II revision of the design. This is a two-step process:

- 1. Create the HardCopy II companion revision.
- 2. Compile the HardCopy II companion revision.

To create the HardCopy II version of the design, run the **execute\_hardcopyii** Tcl command with the -create\_companion option:

tcl> execute\_hardcopyii -create\_companion demo\_design\_hcii

This command initializes the database for the HardCopy II revision and creates a new QSF file (in this example, **demo\_design\_hcii.qsf**), ensuring that all constraints for the Stratix II FPGA revision are ported over.

Next, the current working revision for the Quartus II project is changed to the HardCopy II revision and the design is compiled for the HardCopy II device target:

```
tcl> set_current_revision demo_design_hcii
tcl> execute flow -compile
```

As with the prototype Stratix II revision, report files are generated in the project directory for each of the tools that are executed.

# Understanding Report Files

The **execute\_flow** command generates a number of report files in the project directory. These files summarize messages displayed on the console during compilation and provide additional information about the design. The name of each report file follows the format <revision><tool short name>.summary and <revision><tool short name>.rpt, where <revision> is the revision name of the current design. The .summary file contains a brief summary of messages and results from the tool while the .rpt file contains more detailed messages and information. For a HardCopy II project, two sets of report files are generated: one for the Stratix II prototype FPGA revision and one for the HardCopy II revision. Table 6–9 describes the different report files.



The Tcl report package provides a powerful collection of procedures for customizing and managing report files related to the Quartus II fitter and timing analysis engines.



For more information on customizing and managing report files, refer to the *Tcl Packages and Commands* report section of the *Quartus II Tcl Reference Manual*.

Table 6–9. Stratix II Compile Report File Descriptions (Part 1 of 2)			
Switch	Tool	Description	
<revision>.map.rpt</revision>	Analysis & Synthesis	Synthesis settings, source files, messages, and resource usage.	
<revision>.map.eqn</revision>	Analysis & Synthesis	Implementation equations and device resource instantiations.	
<revision>.fit.rpt</revision>	Fitter	Fitter settings, layout optimizations, resources, pin-out, and messages.	
<revision>.fit.eqn</revision>	Fitter	Implemented equations and device resource instantiations after fitting.	
<revision>.drc.rpt</revision>	Design Assistant	Design rule settings, violations, and messages.	

Table 6–9. Stratix II Compile Report File Descriptions (Part 2 of 2)			
Switch	Tool	Description	
<revision>.upc.rpt</revision>	Timing Constraint Checker	Constraint coverage information.	
<revision>.asm.rpt</revision>	Assembler	Assembler settings, .pof and .sof output file options, and messages.	
<revision>.rec.rpt</revision>	Companion Revision Comparison	A status report on the structural comparison between the HardCopy II revision and the Stratix II Prototype design.	
<revision>.flow.rpt</revision>	Flow	Resource summary and execution time for each tool in the flow. This report is updated as different tools in the flow complete.	
<revision>.sta.rpt</revision>	TimeQuest	TimeQuest timing analysis report.	

# Comparing FPGA and HardCopy Revisions

Before submitting the HardCopy II project to the Altera Design Center, it should be checked against the Stratix II prototype FPGA revision. To do this, run the **execute\_hardcopyii** Tcl command with the -compare option from the quartus\_sh shell:

tcl> execute hardcopyii -compare

Running this command generates a report file and summary file in the project directory. These files are called revision\_name>.rec.rpt and revision\_name>.rec.summary. The command checks to verify that the following items conform to HardCopy II design rules and are consistent between the HardCopy II and Stratix II revisions:

- Source design files and device netlist files
- User clock assignments
- Timing constraints (assignments)
- I/O location and type assignments
- PLL parameters
- Memory implantation parameters
- DSP implementation parameters
- Global resource properties
- Properties of all other device resources used

Any errors or failures in comparison are reported in the .rec report files. An example .rec file is given below. Note that for this example, the design comparison checks in the HardCopy II Companion Revision Comparison Summary table are all marked passed, indicating that the HardCopy II design in the Quartus II software is finished and ready for hand-off to the back-end engineering team in the Altera Design Center.

You must resolve any failures that show up in the Comparison Summary before you proceed any further with your design.

```
HardCopy II Companion Revision Comparison report for demo design hardcopyii
Wed Sep 20 15:30:07 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
; Table of Contents ;
______
 1. Legal Notice
 2. HardCopy II Companion Revision Comparison Summary
 3. Atom Netlist Comparison Summary
 4. DSP Information
 5. HardCopy II Companion Revision Comparison Messages
+----+
; HardCopy II Companion Revision Comparison Summary
+----+
; HardCopy II Companion Revision Comparison Status ; Analyzed - Wed Sep 20 15:29:55 2006 ;
; Quartus II Version ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name demo dsign hardcopyii ;
                                     ; demo design
; Top-level Entity Name
; Family
                                     ; Stratix II
; Compare Status
                                     ; Passed (14/14)
; Source Files Compared
                                     ; Passed (121/121)
; Assignments Compared
                                      ; Passed
; User Clocks Compared
                                      ; Passed (0/0)
; Resource Counts Compared
                                      ; Passed (5/5)
                                      ; Passed (130/130)
; I/O Structure Compared
; Package Pins Compared
                                      ; Passed (1020/1020)
; PLL Structure Compared
                                      ; Passed (1/1)
                                     ; Passed (2/2)
; PLL Clocks Compared
; Timing Constraints Compared ; RAM Information Compared
                                      ; Passed (3/3)
                                     ; Passed (10/10)
                                    ; Passed (100/100)
; DSP Information compared ; Global Resources Compared .
                                      ; Passed (8/8)
                                    ; Passed (335084/335084)
                                     ; Passed (1/1)
; Atom Netlist Compared
+----+
```

# Performing Static Timing Analysis

# Static Timing Analysis in the Quartus II Software

The global assignments made for the Stratix II prototype and HardCopy II revisions ensure that Static Timing Analysis (STA) is run for both fast and slow operating conditions and both setup and hold timing is verified.

#### Using TimeQuest

You can run the timing analysis independent of the compile process in one of two ways:

 Use the execute\_module -tool sta Tcl command to run a timing analysis Tcl script in quartus\_sta from within the basic quartus shell, quartus\_sh. Run the quartus\_sta interactive Tcl shell independently and execute Tcl commands and scripts at the Tcl prompt.

#### Using Classic Timing Analyzer

You can run the timing analysis independent of the compile process in one of two ways:

- 1. Use the **execute\_module -tool tan** Tcl command to run a timing analysis Tcl script in quartus\_tan from within the basic quartus shell, quartus sh.
- Run the quartus\_tan interactive Tcl shell independently and execute Tcl commands and scripts at the Tcl prompt.



For more information on running static timing analysis in the Quartus II software, refer to the *Timing Analysis* section in the *Quartus II Handbook*.



For Tcl commands related to static timing analysis, refer to the *Timing* section of the *Tcl Packages and Commands* in the *Quartus II Scripting Reference Manual*.

# **Static Timing Analysis in Primetime**

The Quartus II software can also generate files required to run STA in Synopsys' PrimeTime. The following example Tcl commands direct the Quartus II software to generate PrimeTime files for STA.

```
## Tcl Script to Generate PrimeTime STA File Output
execute_module -tool sta -args --tq2pt
execute_module -tool eda -args "--tool primetime --format verilog --timing_analysis"
```

The files generated by the Quartus II software are organized in a subdirectory within the project directory. For example, after compiling a Stratix II prototype design (demo\_design), the following verilog (.vo) SDF (.sdo) and PrimeTime Tcl script (.tcl) are created in the project directory.

```
timing\
    primetime\
    demo_design_v.sdo
    demo_design.pt.tcl
    demo_design.collections.sdc
    demo_design.constraints.sdc
```

The Tcl script includes all timing constraints applied during the Quartus II software compilation.

# HardCopy II Example Tcl Script

The following script draws together the Tcl ideas discussed thus far into a top-level Tcl script for the quartus\_sh Tcl shell. This script implements a HardCopy II design called demo\_design. It begins by creating a new project, called demo\_design, compiling the Stratix II FPGA prototype, creating a HardCopy II companion revision and then compiling the companion revision. Finally, the revision comparison tool is run to verify that both revisions are consistent.

In this example, global, pin, and timing assignment scripts are read into the top-level script using the Tcl **source** command. The sourced scripts are listed after the top-level script listing.

## Top-Level Example Script demo\_design.tcl

```
## demo design.tcl
## Top-level script for executing a HardCopy II design in quartus sh -s
load package flow
## Open of create the Stratix II FPGA prototype revision
if [is project open] project close
if {[project_exists demo_design]} {
 project open demo design
} else {
 project new demo design
## Apply global design settings
source global assignments.tcl
## Apply I/O assignments
source pin assignments.tcl
## Apply FPGA timing constraints
source timing_assignments.tcl
## Compile the Stratix II FPGA prototype design
execute flow -compile
# #Create and switch to the HardCopy II target revision
execute hardcopyii -create companion demo design hcii
project_close
project_open demo_design -revision demo_design_hcii
## Compile the HardCopy II design revision
execute flow -compile
## Check the HardCopy II revision and make sure it matches the FPGA
## design
execute hardcopyii -compare
```

```
## Generate a HardCopy II Handoff Report
execute_hardcopyii -handoff_report

## Archive the HardCopy II Handoff Files into
## the file named "demo_design_hcii_handoff.qar"
execute_hardcopyii -archive demo_design_hcii_handoff.qar

## Quit quartus_sh -s
qexit

## End of demo design.tcl
```

# Global Assignments Script global\_assignments.tcl

The global\_assignments.tcl script source in the top-level script, demo\_design.tcl prepares global variables, target devices, and revision names for the HardCopy II project:

```
## global assignments.tcl
## Source Design File Settings
## =========
set global assignment -name VERILOG FILE demo design.v
set_global_assignment -name VERILOG FILE example ram.v
## Constraint File Settings for TimeQuest
## -----
set global assignment -name USE TIMEQUEST TIMING ANALYZER ON
set_global_assignment -name SDC_FILE demo_design.sdc
## Stratix II Prototype FPGA Target Settings
## =============
set_global_assignment -name FAMILY "Stratix II"
set global assignment -name DEVICE EP2S90F1020C4
set global assignment -name TOP LEVEL ENTITY demo design
## HardCopy II Companion Revision and Target Settings
set global assignment -name COMPANION REVISION NAME \
demo design hardcopyii
set global assignment -name DEVICE TECHNOLOGY MIGRATION LIST HC230F1020
## Design Assistant Assignments and Settings Required for HardCopy II
set global assignment -name ENABLE DRC SETTINGS ON
set_global_assignment -name ERROR_CHECK_FREQUENCY DIVISOR 1
set_global_assignment -name REPORT_IO_PATHS_SEPARATELY ON
## The following assignments are Classic Timing Analyzer only and
## are not used by TimeQuest.
set_global_assignment -name FLOW_ENABLE_TIMING_CONSTRAINT_CHECK ON
set global assignment -name DO COMBINED ANALYSIS ON
set_global_assignment -name IGNORE_CLOCK_SETTINGS OFF
```

```
set_global_assignment -name ENABLE_RECOVERY_REMOVAL_ANALYSIS ON
set_global_assignment -name ENABLE_CLOCK_LATENCY ON
## End of global_assignments.tcl
```

# Pin Assignments Script pin\_assignments.tcl

The pin\_assignments.tcl script run from the top-level script, demo\_design.tcl, specifies top-level design signal to package ball assignments and I/O parameters:

```
## pin assignments.tcl
set location assignment PIN AH5 -to addr out[0]
set location assignment PIN AH6 -to addr out[1]
set location assignment PIN AJ5 -to data in[0]
set location assignment PIN AJ6 -to data in[1]
set location assignment PIN AJ32 -to resetn
set location assignment PIN AM17 -to ref clk
## I/O Type and Parameter Assignments
set instance assignment -name IO STANDARD "1.5-V HSTL CLASS II" -to addr out[0]
set instance assignment -name IO STANDARD "1.5-V HSTL CLASS II" -to addr out[1]
set_instance_assignment -name IO_STANDARD "1.5-V HSTL CLASS II" -to data in[0]
set_instance_assignment -name IO_STANDARD "1.5-V HSTL CLASS II" -to data in[1]
set_instance_assignment -name IO_STANDARD LVDS -to resetn
set_instance_assignment -name IO_STANDARD LVCMOS -to ref_clk
set_instance_assignment -name fast_input_register on -to data_in[0]
set_instance_assignment -name fast_input_register on -to data_in[1]
set_instance_assignment -name fast_output_register on -to addr_out[0]
set instance assignment -name fast output register on -to addr out[1]
set instance assignment -name output pin load 10 -to addr out[0]
set instance assignment -name output pin load 10 -to addr out[1]
## End of pin assignments.tcl
```

# TimeQuest Constraint File demo\_design.sdc

TimeQuest reads the SDC file *demo\_design.***sdc** and applies timing constraints for the system clock, ref\_clk, and I/O-to-core timing specifications.

```
## constraints.sdc
create_clock -period 10.0 MHz -name ref_clk [get_ports ref_clk]
set_clock_latency -late 3 ref_clk
set_clock_latency -early 2 ref_clk
set_clock_uncertainty -hold -to ref_clk 0.250
set_clock_uncertainty -setup -to ref_clk 0.250
# Input delay of 6ns (max) & 2ns (min) for bus data_in[1:0]
set input delay -clock ref clk -max 6 [get ports data in]
```

```
set_input_delay -clock ref_clk -min 2 [get_ports data_in]
# Output delay of 6ns (max) & 2ns (min) for bus data_out[1:0]
set_output_delay -clock ref_clk -max 6 [get_ports data_out]
set_output_delay -clock ref_clk -min 2 [get_ports data_out]

# Don't care about timing on the resetn net. Set as false path
set_false_path -from [get_ports resetn]
## End of timing assignments.tcl
```

## Timing Assignments Script timing\_assignments.tcl

If you are using Classic Timing Analyzer, the timing\_assignments.tcl script is run from the top-level script, demo\_design.tcl. This script applies timing constraints for the system clock, ref\_clk, and I/O-to-core timing specifications.

```
## timing_assignments.tcl
create_base_clock -fmax 10.0ns -target ref_clk ref_clk

set_instance_assignment -name LATE_CLOCK_LATENCY 3ns -to ref_clk
set_instance_assignment -name EARLY_CLOCK_LATENCY 2ns -to ref_clk
set_clock_uncertainty -hold -to ref_clk 0.250ns
set_clock_uncertainty -setup -to ref_clk 0.250ns

# Input delay of 6ns (max) & 2ns (min) for bus data_in[1:0]
set_input_delay -clk_ref ref_clk -max -to data_in 6.0ns
set_input_delay -clk_ref ref_clk -min -to data_in 2.0ns
# Output delay of 6ns (max) & 2ns (min) for bus data_out[1:0]
set_output_delay -clk_ref ref_clk -max -to data_out 6.0ns
set_output_delay -clk_ref ref_clk -min -to data_out 2.0ns
# Don't care about timing on the resetn net. Set as false path
set_timing_cut_assignment -from resetn
## End of timing_assignments.tcl
```

# **Summary**

This chapter introduced script-based design for HardCopy II devices using the Quartus II interactive Tcl shell. This approach provides you with an alternative to GUI-based design for certain situations such as remote-terminal Quartus II execution, design flow automation, or even if you are simply more comfortable operating in a scripting environment.

# Document Revision History

Table 6–10 shows the revision history for this chapter.

Table 6–10. Document Revision History		
Date and Document Version	Changes Made	Summary of Changes
September 2008, v1.3	Updated chapter number and metadata.	_
June 2007, v1.2	Minor text edits.	_
December 2006 v1.1	<ul> <li>Updates for the Quartus II software version 6.1.0</li> <li>Added information on the Tcl command-line executable quartus_sta, newly available in Quartus II software version 6.1.0, and recommended for use in HardCopy II design timing analysis.</li> <li>Updated Figure 6–1.</li> <li>Updated Table 6–1, Table 6–2, and Table 6–3.</li> <li>Added revision history.</li> </ul>	A medium update to the chapter, due to changes in the Quartus II software version 6.1 release.
March 2006	Formerly chapter 15; no content change.	_
October 2005 v1.0	Initial release of Script-Based Design for Hardcopy II Devices.	_



# 7. Timing Constraints for HardCopy II Devices

H51028-2.2

## Introduction

In a Stratix® II FPGA design, a complete and accurate set of timing constraints is often not critical to achieving a fully functioning product. The reconfigurability of the FPGA means that if a timing-related problem occurs during hardware test and verification, the device can be reprogrammed to correct it. No ASIC re-spin or board-level work-around is necessary and the fix can be implemented in a timely and cost-effective way.

In contrast, a HardCopy<sup>®</sup> II design results in a mask-programmed, structured ASIC device. Timing problems may result in long design-change turn-around times and high NRE costs. To ensure a smooth transition through the Quartus<sup>®</sup> II software and back-end design in the Altera<sup>®</sup> HardCopy Design Center (HCDC), Altera strongly recommends that you use the TimeQuest timing analyzer provided with the Quartus II software and that you follow the timing considerations and timing constraint recommendations given in this chapter. Use of the TimeQuest timing analyzer for Design Review 2 (DR2) in the HardCopy II design flow will soon be mandatory.

The TimeQuest timing analyzer is a complete static timing analysis tool that you can use as a sign-off tool for Altera FPGAs and structured ASICs. As FPGA devices become denser and faster, they are the targets of complex designs and applications that previously were implemented in ASICs. These complex designs push the limits of the traditional Classic Timing Analyzer, affecting designer productivity. The Quartus II TimeQuest timing analyzer, in contrast, works well on complex designs. Its intuitive user interface, support of industry-standard Synopsys Design Constraints (SDC) format, and scripting capabilities all result in increased productivity and efficiency.



For more information on the features and capabilities of the TimeQuest timing analyzer, refer to the *TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

This chapter includes the following information:

- A description of timing-related differences between HardCopy II structured ASICs and Stratix II FPGAs
- Descriptions and a comparison of the TimeQuest timing analyzer and the Classic Timing Analyzer

- An explanation of the use of timing constraints in the Quartus II software, including some of the important timing-related checks reported by the HardCopy II Advisor and Design Assistant
- Timing constraint recommendations for your HardCopy II project and recommendations for handling legacy designs that use timing constraints not supported in the HardCopy II design flow

# HardCopy II versus Stratix II Timing

The back-end design of your HardCopy II structured ASIC includes timing closure in accordance with the timing specification achieved in the Quartus II software for the Stratix II FPGA prototype and HardCopy II device. However, you should be aware that this does not mean that actual path timing in the Stratix II FPGA is duplicated in the HardCopy II device. In fact, because of the architectural differences between Stratix II and HardCopy II devices, you should expect that while internal and I/O path timing are within whatever timing constraints you applied, actual path delays are different.

The key factors that impact timing differences between Stratix II and HardCopy II devices are listed below.

- The HardCopy II die is significantly smaller than its Stratix II counterpart
- Coarse-grain adaptive logic modules (ALMs) in Stratix II devices are mapped to fine-grain HCell macros in HardCopy II devices
- Design connections are implemented using custom metal routing in HardCopy II devices
- HardCopy II devices contain no SRAM-configurable programmable connection points
- Leaf sub-trees in HardCopy II global clock networks are custom routed

The following sections briefly describe the effect of these factors on HardCopy II timing characteristics.

# **Internal Register-to-Register Timing**

Internal timing is the timing of paths from register to register within core logic. Internal timing is dependent on the transport delays of logic elements on register-to-register paths and the overall effects of parasitic capacitance, parasitic resistance, and crosstalk on routing connections between those logic elements.

User-logic implementation in HardCopy II devices is more area efficient and often has improved timing when compared with the Stratix II FPGA. These advantages are the result of re-mapping the coarse-grain,

programmable ALMs in Stratix II devices to fine-grain HCell macros in HardCopy II devices. All ALM functions are re-mapped to HCells in HardCopy II devices. Using fine-grain HCells eliminates the need for the programmable routing multiplexers (MUXs) found inside the Stratix II ALM blocks. This reduces the number of levels of logic required to implement ALM functions from the Stratix II device. Consequently, the transport, or propagation, delays associated in the Stratix II FPGA with ALMs in register-to-register paths are smaller in the HardCopy II device.

The HardCopy II device does not require configuration SRAM, so die size is significantly smaller than for Stratix II counterpart devices. One effect of reduced die size is that overall routing length is shorter. In addition, HardCopy II devices use customization of metal layers 5 and 6 to implement user-logic connections. The fact that no configuration SRAM is required eliminates the need for SRAM-configurable routing switches and programmable connection points, all of which adversely affect timing. Therefore, overall, parasitic capacitance and resistance and crosstalk levels are often lower in the HardCopy II device, leading to faster connections than those found in the Stratix II FPGA.

Faster logic element implementation and faster routing in HardCopy II devices generally result in faster register-to-register paths and higher overall clock frequencies. Software place-and-route tools have a significant impact on timing results, however, so there are cases where Stratix II register-to-register paths are faster than the corresponding paths in the HardCopy II device.

The internal timing performance of digital signal processing (DSP) functions is similar in a Stratix II FPGA and its corresponding HardCopy II device. In Stratix II FPGAs, DSP functions are usually implemented in the embedded DSP blocks. These DSP blocks provide optimal area and performance for DSP functions. In HardCopy II devices, the same DSP functions are implemented in HCell DSP macros, which are designed to match the functionality and timing of the DSP blocks in Stratix II devices. However, the timing performance of paths between the DSP functions and other core logic is generally faster in the HardCopy II device than in the Stratix II FPGA.

RAM-block access time is similar in a Stratix II FPGA and its corresponding HardCopy II device. However, as for DSP functions, the timing performance of paths between the RAM blocks and other core logic is generally faster in the HardCopy II device than in the Stratix II FPGA.

## I/O Path Timing

The actual timing and parametric characteristics of I/O cells in HardCopy II devices are very similar to those in Stratix II devices. You should expect, however, to see differences in I/O signal path timing. These differences are primarily because of timing differences in core-to-I/O and clock distribution.

For core-to-I/O timing, one of the largest influencing factors is the timing behavior of signal paths, as described in the "Internal Register-to-Register Timing" section. In general, core-to-I/O and I/O-to-core timing are different between HardCopy II and Stratix II devices.

The other major influence on I/O timing is the clock distribution differences between HardCopy II and Stratix II devices. Shorter, faster clock trees, custom clock tree buffering and custom routing of leaf sub-trees in HardCopy II mean that insertion delays, latencies, skew characteristics, jitter, and PLL compensation are different from the Stratix II FPGA. The effect of this is described in the "Clock Distribution Effects" section.

#### **Clock Distribution Effects**

The HardCopy II structured ASIC has a clock distribution scheme that is similar to that in Stratix II FPGAs with some notable differences:

- There are no SRAM-programmable switches and routing connections
- Reduced die-size means shorter overall clock tree routing length
- Leaf sub-trees of clock networks are custom routed using customized metal mask layers

These physical differences affect clock distribution characteristics across the device. Timing characteristics most affected are:

- Clock tree latency and clock insertion delay
- Clock skew
- Clock jitter
- PLL compensation delays

In general, clock tree latencies are smaller in the HardCopy II device because of shorter routing length and the absence of SRAM-programmable switches. As a result, you should expect that any clock insertion delays that are modeled will also be shorter.

The most significant impact of reduced clock tree latency is the changes in core-to-I/O and I/O-to-core timing. For example, if an I/O register is clocked earlier because of reduced clock latency, the arrival time of the register output at the device pin is reduced. Similarly, if an input register is clocked earlier, the setup time for that register is also earlier, and the hold time requirement is relaxed.

The Quartus II software accommodates these differences to ensure that your timing requirements are satisfied. However, you should be aware that reduced clock insertion delay causes I/O timing differences between your Stratix II FPGA prototype and a HardCopy II-structured ASIC.

#### **PLL Characteristics**

Many of the effects described in the "Clock Distribution Effects" section also apply to the clock outputs from PLLs between Stratix II and HardCopy II devices. The Quartus II software implements compensation delays for PLLs in your HardCopy II device to account for differences in PLL clock distribution. This ensures that the compensation modes used in the Stratix II FPGA are also used in the HardCopy II structured ASIC.

# HardCopy II Timing Closure Methodology

To achieve timing closure for your HardCopy II structured ASIC, it is imperative that you use a complete set of accurate timing constraints throughout the flow. For the Stratix II FPGA prototype, although you may verify timing and functionality in hardware, it is essential that the design be compiled and verified in the Quartus II software using a complete set of timing constraints. These constraints feed forward to the HardCopy II revision of the project, and ultimately to the HardCopy Design Center (HCDC).

The back-end design of your structured ASIC in the HCDC ensures that it conforms to whatever timing constraints are satisfied in the Quartus II software. It is important to remember that while the Quartus II timing constraints are respected, the actual Stratix II FPGA prototype timing you observe in hardware is not duplicated in the HardCopy II structured ASIC. The timing differences between the Stratix II device and the HardCopy II structured ASIC are inconsequential as long as both are checked against a complete set of timing constraints.

# HardCopy II Timing Closure Flow

HardCopy II timing closure methodology is comprehensive and includes both the TimeQuest timing analyzer and Classic Timing Analyzer in the Quartus II software, an interface to a third-party static timing analyzer, and FPGA-prototype timing verification in the hardware. Altera recommends you use the TimeQuest timing analyzer. You can specify that the TimeQuest timing analyzer be used by the Quartus II software rather than the default Classic Timing Analyzer.

The TimeQuest timing analyzer validates the timing performance of all logic in your design using an industry-standard constraint, analysis, and reporting methodology. It provides powerful timing analysis features that enable thorough timing analysis of high-performance designs. The benefits of using TimeQuest for timing analysis include these features:

- Native SDC support—You can leverage this powerful industry-standard timing constraint format to achieve a higher degree of productivity by using and reusing SDC- and Tcl-based scripts.
- **Fast on-demand and interactive data reporting**—This feature saves time by allowing you to request more detailed timing analysis on critical paths only. A powerful GUI reports the timing analysis data in an intuitive graphical format that complements the fast, on-demand data reporting, further enhancing productivity.

Classic Timing Analyzer supports HardCopy II timing analysis. However, TimeQuest provides more powerful timing analysis features. Some Classic Timing Analyzer timing constraints may not be translated from the Quartus Setting file to SDC format constraints when the design is transferred to the HCDC, because translating these constraints is difficult and error-prone and often requires detailed analysis of the particular context in which the constraint is used.

The timing closure methodology used in the Quartus II software for a HardCopy II design is shown in Figure 7–1. This diagram shows the FPGA-first static timing analysis flow for either the TimeQuest timing analyzer or the Classic Timing Analyzer. For the HardCopy II first flow, the methodology is the same except that the HardCopy II compilation is performed before the Stratix II compilation.




Figure 7–1. Stratix II First Timing Closure Flow Note (1)

#### *Note to Figure 7–1:*

(1) Timing constraints are required in Stratix II revision and HardCopy II revision. The TimeQuest timing analyzer supports industry-standard SDC files (.sdc) and Classic Timing Analyzer supports Quartus Setting File (.qsf).

As you can see from Figure 7–1, timing constraints are used very early in the Quartus II design flow. During the Stratix II FPGA prototype compilation, these constraints are used as the timing target for timing-driven compilation. When the compilation is complete, the TimeQuest timing analyzer or Classic Timing Analyzer reports timing results for your design. Any failed timing reports mean that you must either modify your timing constraints, change your compile settings and recompile, or both. In addition, the timing constraint checkers in both TimeQuest and Classic Timing Analyzer report the unconstrained timing paths. See "Using the TimeQuest Timing Analyzer" on page 7–8 for details. For timing verification in third-party tools, the Quartus II

software can generate static timing analysis scripts for use in Synopsys PrimeTime tools. In addition, timing can be further verified in third-party, timing-driven simulation tools.

When software timing verification of the Stratix II prototype FPGA is complete, you can verify your prototype in hardware. It is a requirement of the HardCopy II design flow that you fully verify the Stratix II FPGA prototype timing over the range of operating conditions that your design is exposed to.

The next step is to create and compile your HardCopy II design revision. By default, your HardCopy II compilation is run with the same timing constraints used during the compilation and verification of your Stratix II FPGA. If you wish to change the target timing specifications for the HardCopy II revision, you can do so by changing the HardCopy II timing constraints before compiling. When the HardCopy II compilation is complete, just as you do after the Stratix II compilation, run TimeQuest or Classic Timing Analyzer to check timing results. You should review and resolve any timing failures that are reported.

One of the final steps in the HardCopy II design flow in the Quartus II software is the revision comparison check. Part of this check compares timing constraints and settings between the Stratix II and HardCopy II revisions of the project. Any differences between the two are reported. If you change the timing constraints after completing Stratix II FPGA prototyping, the Revision Compare tool will report the change and you will be asked to waive this difference in the design review.

When your Quartus II design is transferred to the HCDC, it includes an industry-standard (SDC) version of the HardCopy II timing constraints. This version is the set of legal timing constraints for the design that include commands only from the **sdc** package in the Quartus II software. For the HardCopy II design flow, you may not use any commands except those in the **sdc** package in the Quartus II software. In addition, you must correct all timing constraints that generate warning messages in the Quartus II software.



For more detailed information on the Quartus II **sdc** package, refer to the **sdc** package section in the *Tcl Packages and Commands* chapter of the *Quartus II Scripting Reference Manual.* 

# **Using the TimeQuest Timing Analyzer**

The TimeQuest timing analyzer plays an integral part in the Quartus II HardCopy II timing closure flow, from the specification of timing constraints to the verification of design requirements.

The TimeQuest timing analyzer provides a number of timing checks during the HardCopy II design flow. The HardCopy II Advisor guides you to launch the TimeQuest timing analyzer for these timing checks and ensures that the design is fully constrained, as shown in Figure 7–2.




Figure 7–2. TimeQuest Timing-Related Settings in the HardCopy II Advisor

All timing paths must be fully constrained. The TimeQuest report\_ucp command (or the TimeQuest GUI Tasks pane option Report Unconstrained Paths) generates a series of reports that detail all unconstrained paths in your design. These reports list unconstrained setup, hold, recovery, and removal timing paths in the design. You must correct any design errors the report shows you by applying additional constraints before running static timing analysis.

The TimeQuest timing analyzer supports most constraints in the SDC format for the HardCopy series of devices. The TimeQuest timing analyzer constraints are specified in commands from two Tcl packages in the Quartus II software. These packages are the **sdc** package and the **sdc\_ext** package. The HardCopy II design flow requires that all timing constraints be specified in commands from the SDC Version 1.5

specification, as provided in the **sdc** package. Quartus II software returns warning messages in the early stage of the compilation for HardCopy II design flow if the SDC file contains any constraints that use commands from the TimeQuest extension to the SDC Version 1.5 specification, which are provided in the **sdc\_ext** package. To enable a smooth transfer of the SDC file to the HCDC (HardCopy Design Center) for back-end design, you should avoid using commands and options from the **sdc\_ext** package.



For more detailed information on the Quartus II **sdc** and **sdc\_ext** packages, refer to the **sdc** package section in the *Tcl Packages and Commands* chapter of the *Quartus II Scripting Reference Manual* and to the *SDC and TimeQuest API Reference Manual*.

In addition to these timing-related checks, you should review the Quartus II timing report sections in the **Compilation Report** and resolve any timing violations that may be reported (Figure 7–3).

Compilation Report - Unconstrained Paths Su... Unconstrained Paths Summary 🞒 Compilation Report Legal Notice Property Value Flow Summary 1 Illegal Clocks Flow Settings Flow Non-Default Global Settings Flow Elapsed Time Flow Log TimeQuest Timing Analyzer Messages Summary
SDC File List
Fmax Summary
Summary (Setup) 10 Unconstrained Output Port Paths (Hold) 16 Summary (Hold) Summary (Recovery)
Summary (Removal)
Minimum Pulse Width Clocks Summary Clock Transfers Summary
Clock Status Summary Hold Analysis 🛮 🞒 🦲 Design Assistant Assembler HardCopy II Netlist Writer

Figure 7–3. TimeQuest Unconstrained Timing Path Report



For more detailed information about the features and capabilities of the TimeQuest timing analyzer, refer to the *TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

#### **Using Classic Timing Analyzer**

Classic Timing Analyzer analyzes the delay of every design path and analyzes all timing requirements to ensure correct circuit operation. As part of the compilation flow, the Quartus II software automatically performs static timing analysis so that you do not need to launch a separate timing analysis tool. Classic Timing Analyzer checks every path in the design against your timing constraints for timing violations and reports results in the Timing Analysis reports, giving you immediate access to the data.

#### **Quartus II Timing Related Checks and Settings**

The Classic Timing Analyzer provides a number of timing related checks as you go through a HardCopy II design flow. The HardCopy II Advisor can guide you through these checks and ensure that you perform all steps required to successfully complete a HardCopy II design.



For more information on the HardCopy II Advisor and the checks performed by the Design Assistant, refer to the *Design Guidelines for HardCopy Series Devices* chapter in the *Hardware Design Considerations* section of the *HardCopy Series Handbook*.

The HardCopy II Advisor advises on the correct Quartus II settings for timing analysis (Figure 7–4). These settings are necessary to ensure you generate accurate and complete timing reports. The list of settings includes the following:

- Enable Recovery/Removal Analysis
- Enable Timing Constraints Check
- Report Combined Fast/Slow Timing
- Report I/O Paths Separately
- Enable Clock Latency
- Enable Misc. Timing Assignments

In the Classic Timing Analysis flow, you must set the value of CUT\_OFF\_PATHS\_BETWEEN\_CLOCK\_DOMAINS to **OFF**. Otherwise, the unconstrained path report (UCP report) will list all clock domain crossing paths as unconstrained. The report does not honor the ON setting, which cuts timing from clocks not originating from the same PLL.




Figure 7–4. Classic Timing-Related Settings in the HardCopy II Advisor

Classic Timing Analyzer, unlike the TimeQuest timing analyzer, supports some timing constraints that are incompatible with the HardCopy II design. In the HardCopy II Advisor, the Remove Unsupported Global Timing Assignments option and the Remove Unsupported Instance Timing Assignments option in the Check for Incompatible Assignments list (Figure 7–5) together list all the timing constraints that are incompatible with the HardCopy II design flow. These constraints are explained in "Unsupported HardCopy II Timing Constraints for Classic Timing Analyzer" on page 7–21.

Although Quartus II successfully completes timing analysis if you do not remove these timing constraints, it is very important that you correct all unsupported timing assignments before you transfer the HardCopy II design to the HCDC. Failure to remove these incompatible constraints may result in delays during back-end timing closure.




Figure 7-5. Classic Timing Analyzer Unsupported Timing Assignments in HardCopy II Advisor

The **Compilation Report** for both the Stratix II and HardCopy II revisions of your project includes a **Timing Constraints Check** section (Figure 7–6). This section reports all unconstrained paths based on the coverage provided by the timing constraints used in the design. You should examine this report and verify that all internal and I/O paths and all clock domains are constrained for both setup and hold checks.

Compilation Report - Timing Constraint Check ... ning Constraint Check Summary Compilation Report Legal Notice Flow Settings Flow Non-Default Global Settings Flow Elapsed Time 🛨 晏 🦲 Analysis & Synthesis 🖪 🞒 🦲 Fitter ☐ **@** Timing Constraint Check Summary
Clocks Status Summary Messages 🖃 🞒 🔄 Timing Analyzer Fast Model
Slow Model Classic Timing Analyzer Constraint Check Status Analyzed - Tue Sep 26 18:42:23 2006 Clock Settings Summary Quartus II Version 6.1 Internal Build 159 09/13/2006 S.I Full Version HCII\_QII\_LAB\_hardcopyii Revision Name Messages Top-level Entity Name HCII\_QII\_LAB Design Assistant Unconstrained Clocks Unconstrained Paths (Setup) HardCopy II Netlist Writer Unconstrained Reg-to-Reg Paths (Setup) Unconstrained I/O Paths (Setup) 0 Unconstrained Paths (Hold) n Unconstrained Reg-to-Reg Paths (Hold) n Unconstrained I/O Paths (Hold)

Figure 7–6. Classic Timing Analyzer Constraints Check in Compilation Report

When using Classic Timing Analyzer, just as when using the TimeQuest timing analyzer, you should review the Quartus II timing report sections in the **Compilation Report** and resolve all reported timing violations.

# Constraining Timing of HardCopy Series Devices

To ensure that the timing of the HardCopy device meets performance goals, the HardCopy Design Center runs static timing analysis on the design database. For this timing analysis to be meaningful, all timing constraints and timing exceptions that you applied to the design for the FPGA implementation, must also be used for the HardCopy implementation. If you did not use timing constraints or you used only partial timing constraints for the design, you must add constraints to

make the design fully constrained, and use the same constraints for both FPGA and HardCopy revisions in the flow. If you do not do this, you cannot determine whether the HardCopy series device meets the required timing of the end target system. The SDC format timing constraints can be generated using the Quartus II SDC File Editor which provides line numbering, syntax coloring, and call tips. You can enter timing constraints and exceptions directly or specify them from the Constraints menu. An example of the SDC commands is shown in the following section.

The following constraints must be included:

- Clock definitions
- Primary input port timing
- Primary output port timing
- Combinational timing
- Timing exceptions



For information on the SDC editor, refer to the *TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.



For more information on timing constraints for the TimeQuest timing analyzer, refer to the *TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.




For more information on timing assignments for Classic Timing Analyzer, refer to the *Classic Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

#### **Clock Definitions**

You can use these definitions to describe the parameters of all different clock domains in a design. Clock parameters that must be defined are frequency, time at which the clock edge rises, time at which the clock edge falls, clock uncertainty (for example: jitter, noise, and designed in timing margin), and clock name. Figure 7–7 illustrates the attributes.

Figure 7-7. Clock Attributes



The clock settings for PLL clocks are derived automatically based on the PLL settings and reference clock characteristics. You can also override the default PLL clock settings for timing analysis by specifying clock settings for the input clock port on the PLL.

Clock uncertainty in PLL clock outputs is not modeled by default. You should use the set\_clock\_uncertainty command to model jitter and any other uncertainty and margin in your PLL clocks.



Consult with your Altera Field Applications Engineer (FAE) or use MySupport regarding PLL clock uncertainty calculation for your design.

The SDC format provides a simple and easy method to constrain the simplest to the most complex designs. The following example illustrates the simplest SDC commands for a clock (port or pin) and for a generated clock at the PLL output pin for a design:

```
#Constrain the base clock
create_clock -period 10.000 [get_ports clkin]
#Constrain the PLL output clock
derive pll clocks
```



Although derive\_pll\_clocks is in the **sdc\_ext** package, it is the unique exception to the requirement that all timing constraints in the HardCopy II design flow must be in the **sdc** package. This command is automatically translated to the **sdc-package** command generated\_pll\_clock prior to transfer to the HCDC.



For a full list of available report APIs, refer to the *SDC and TimeQuest API Reference Manual*.


#### **Primary Input Port Timing**

You must specify the primary input port timing constraint for every primary input port in the design (and for the input path of every bidirectional port). The following two subsections describe how to constrain input port timing.

#### External Input Delay Specification

To constrain the input port timing, describe the external timing environment in terms of the maximum and minimum arrival times of the external signals that drive the primary input ports of the HardCopy series device or FPGA. Figure 7–8 shows the external timing constraint that drives the primary input port. The static timing analysis tool can use this external input delay time to check if there is enough time for the data to propagate to the internal nodes of the device. If there is not enough time, a timing violation occurs.

Figure 7–8. External Timing Constraint Driving a Primary Input Port



#### Internal Input Delay Specification

This approach describes the acceptable maximum on-chip delay for your design. For example, you can use this approach to describe the setup time of a primary input to any register in the design relative to a specific clock. Figure 7–9 shows a generic circuit with an on-chip setup-time constraint, which may be different for each clock domain. You may specify the minimum on-chip delay from any primary input port to describe input hold-time requirements.

clk

tsu for a Primary Input Port

Data
Path
Delay

Figure 7–10 shows a generic circuit with an on-chip hold-time constraint.

Clock

Delav

data Data Path Delay Clock Delay

Figure 7–10. Internal Input Delay Specification (Hold)

# **Primary Output Port Timing**


You must specify the output port timing constraint for every primary output port in the design and for the output path of every bidirectional port. There are two ways to capture the output port timing, as described in the following two sections.

tsu

#### External Output Delay Specification

One way to capture output port timing is to describe the external timing environment, which is the maximum and minimum delay times of external signals that are driven by the primary output ports of the HardCopy series device. Figure 7–11 shows the external timing constraint driven by the primary output port. The static timing analysis tool uses this information to check that the on-chip timing of the output signals is within the desired specification.


Figure 7-11. External Timing Constraint for a Primary Output Port



#### Internal Output Delay (Tco) Specification

This approach describes the acceptable maximum and minimum on-chip clock-to-output ( $T_{CO}$ ) delay. For example, you can use this approach to describe the time it takes from the active edge of the clock to the data arriving at the primary output port. Figure 7–12 shows a generic circuit with an on-chip  $T_{CO}$  time constraint. In addition, there can be a minimum  $T_{CO}$  requirement.


Figure 7–12. On-Chip Clock-to-Output  $(T_{co})$  Time Constraint



#### Combinational Timing

In combinational timing circuits, a path exists from a primary input port to a primary output port. This type of circuit does not contain any registers. Therefore, it does not require a clock for constraint specification. You only need the maximum and minimum delay from the primary input port to the primary output port to constrain the path for timing requirements. Figure 7–13 shows the placement requirement for a combinational delay arc constraint in a generic circuit.

Figure 7–13. Combinational Timing Constraint



#### Timing Exceptions

Some circuit structures warrant special consideration. For example, you can ignore all timing paths between two clock domains when a design has more than one clock domain and the clock domains are not related. You can ignore all timing paths using the static timing analysis tool by specifying false paths for all signals that go from one clock domain to the other clock domain(s). Additionally, some circuits are not intended to operate in a single-clock cycle. These circuits require that you specify multi-cycle clock exceptions.

After capturing the information, the Altera HCDC directly checks all timing of the HardCopy series device before tape-out occurs. If any timing violations occur in the HardCopy series device due to overly aggressive timing constraints, Altera must fix them, or you must waive them.

# Unsupported HardCopy II Timing Constraints for Classic Timing Analyzer

The Quartus II software supports a wide variety of complex timing constraints. When using Classic Timing Analyzer for HardCopy II design, however, some of these constraints are not translated to SDC format constraints when the design is transferred to the HCDC. The unsupported timing constraints for HardCopy II are listed below:

- Clock enable multicycle paths
- Inverted clocks
- TSU, Th, TCO, and Min T<sub>CO</sub>
- Internal T<sub>PD</sub>
- Virtual clocks
- Maximum clock and data skew
- Maximum and minimum delay

If these constraints are used, you can still perform timing analysis in the Quartus II software and produce the correct results. However, when a HardCopy II archive for handoff is created, they will be ignored. The translation of Quartus II timing constraints to SDC constraints simply drops unsupported constraints; they do not feed forward to the HCDC. Any unsupported constraints in a design are listed under the **Incompatible Assignments** section in the HardCopy II Advisor (see Figure 7–5).

While it is possible to translate unsupported constraints to constraints that are supported, the process is difficult and error-prone, often requiring detailed analysis of the particular context in which the constraint is used.

For this reason, Altera recommends that you use timing constraints in the industry-standard SDC format with the TimeQuest timing analyzer or use only supported timing constraints for Classic Timing Analyzer from the start of your HardCopy II project. This approach avoids any translation or constraint coverage issues that may occur later in a project and the inevitable delay and risk that results.

In some cases, a HardCopy II project in the Quartus II software may already be using the unsupported constraints, and you may choose either to translate the existing, unsupported constraints, or replace them with a new set of constraints that use only the recommended HardCopy II timing assignments. In many cases, you may find it easier to rebuild the constraints rather than translate existing constraints. This is because of the ambiguous nature of many unsupported timing constraints, which often require additional information outside of the Quartus II software before the translation can be properly resolved. Verifying that the translations produce the same timing constraint coverage and the same timing analysis results can also be a time-consuming and error-prone exercise.

If you do wish to translate existing, unsupported timing constraints to recommended constraints, use Table 7–1 as a rough guide. It shows how values used in TCO, Th, TSU, and Min  $T_{\rm CO}$  assignments normally convert to values used in recommended HardCopy II assignments. In the table, unsupported constraints are listed in the left hand column. Recommended constraints are listed along the top row. To use the table, cross-reference the unsupported constraints you wish to translate against a recommended constraint. The cross reference cell contains the conversion of the original, unsupported constraint value that should be used with the new, recommended constraint. It is very important to note that these translations are not valid in every design scenario.

Table 7–1.	Table 7–1. TSU, TH, TCO, and Minimum T <sub>CO</sub> Timing Constraint Conversion Notes (1), (2), (3), (4), (5)									
	setup_relationship	set_input_delay	hold_relationship	set_output_delay						
TSU Req	TSU	-max <tck-tsu></tck-tsu>								
Th Req		-min Th	-Th							
TCO Req	TCO			-max <tck-tco></tck-tco>						
Min T <sub>co</sub> Req			Min T <sub>CO</sub>	-min <- Min T <sub>CO</sub> >						

#### *Note to Table 7–1:*

- (1) TSU = value used in the TSU requirement assignment.
- (2) TCO = value used in the TCO requirement assignment.
- (3) Th = value used in the Th requirement assignment.
- (4)  $Min T_{CO}$  = value used in Min  $T_{CO}$  requirement assignment.
- (5) TCK = period of the clock for registers associated with the TSU and TCO requirements.

## Conclusion

This chapter described timing considerations and Quartus II timing constraint recommendations for HardCopy II projects. By understanding these considerations and following the recommendations in your design, you ensure a smooth transition through the Quartus II software and subsequent transfer to the Altera HardCopy Design Center for the back-end design of your structured ASIC. Following the recommendations in this chapter will help ensure success in your HardCopy II project.

# Document Revision History

Table 7–2 shows the revision history for this chapter.

Date and Document	Changes Made	Summary of Changes
Version	· ·	,
September 2008, v2.2	Updated chapter number and metadata.	_
June 2007, v2.1	Minor text edits.	_
December 2006 v2.0	<ul> <li>Major updates for the Quartus II software version 6.1.0</li> <li>Added information on TimeQuest timing analyzer, newly available in Quartus II software version 6.1.0, and recommended for use in HardCopy II design timing analysis.</li> <li>Added "Using the TimeQuest Timing Analyzer" section.</li> <li>Brought in "Constraining Timing of HardCopy Series Devices" section, previously in Chapter 22.</li> <li>Updated "HardCopy II Timing Closure Methodology" section.</li> <li>Added revision history.</li> </ul>	A major update to the chapter, due to changes in the Quartus II software version 6.1 release, especially the inclusion of the TimeQuest timing analyzer; most changes were in the "HardCopy II Timing Closure Methodology" section, and the addition of the "Using the TimeQuest Timing Analyzer" and "Constraining Timing of HardCopy Series Devices" sections.
March 2006, v1.0	Added document to the HardCopy Series Handbook.	_



# 8. Migrating Stratix II Device Resources to HardCopy II Devices

H51024-1.4

#### Introduction

Altera® HardCopy® II devices and Stratix® II devices are both manufactured on a 1.2-V, 90-nm process technology and offer many similar features. Designers can use the Quartus® II software to migrate their Stratix II design to a HardCopy II device. The Quartus II software ensures that the design revision targeting a HardCopy II device retains the same functionality as the original Stratix II design.

Beginning with version 5.0 of the Quartus II software, you can select a HardCopy II companion device from the **Device Settings** dialog box (Device menu). Selecting a HardCopy II device as a companion device is similar to adding another Stratix II device in the migration device chain. The Quartus II software compiles the design to use the common resources available in all of the selected Stratix II devices and the selected HardCopy II devices. The HardCopy II companion device becomes the target device when you switch to the HardCopy II flow from this Stratix II flow later in the Quartus II project compilation.



For more information on compiling with Stratix II and HardCopy II companion revisions using Quartus II software, refer to the *Quartus II Support for HardCopy II Devices* chapter of the *HardCopy Series Devices Handbook*.

When you select a HardCopy II companion device, you can set the Quartus II Compiler to limit the design to the minimum resource availability of memory blocks and available logic for digital signal processing (DSP) from either the targeted Stratix II or HardCopy II companion device. Additional limitations also include I/O pin assignments and phase-locked loops (PLLs). This document is a guide for designers migrating Stratix II designs into HardCopy II devices. This document highlights resources that are not supported by the selected Stratix II and HardCopy II companion device pair or any resource differences between Stratix II devices and the HardCopy II device.

This document includes the following topics:

- Stratix II and HardCopy II Migration Options
- I/O Support and Planning
- External Memory Interface Support
- On-Chip Termination
- Stratix II and HardCopy II Companion Memory Blocks
- PLL Planning and Utilization

- Global and Local Signals
- Stratix II ALM Adaptation into HardCopy II Logic
- HardCopy II DSP Implementation from Stratix II DSP Blocks
- JTAG BST and Extended Functions
- Power Up and Configuration Compatibility

# Stratix II and HardCopy II Migration Options

The Quartus II software allows you to migrate between different Stratix II devices in the same package. When compiling Stratix II designs in the Quartus II software, you can specify one Stratix II target device and one or more Stratix II migration devices. When you specify at least one migration device, the Quartus II Compiler constrains the overall design's I/O pins and other resource assignments to the minimum resources available in any of the selected migration devices. This feature allows vertical migration between devices using the same package footprint. To create the proper configuration file for one of the Stratix II devices selected in the migration devices menu, select that device as a target device.

The introduction of HardCopy II provides an additional seamless migration path for Stratix II devices. After you select a particular Stratix II device, the Quartus II software provides migration options in the **Settings** dialog box. For example, if your design targets the EP2S130 device in the 1,020-pin FineLine BGA® package, the Quartus II software provides the EP2S90 and EP2S180 devices in the 1,020-pin FineLine BGA package as migration options as well as the HC230 device in the 1,020-pin FineLine BGA package.

Conversely, the HardCopy II architecture allows you to design a structured ASIC and then prototype with a wide range of Stratix II devices. If the target device is a HardCopy II HC220 device in the 780-pin FineLine BGA package, you can select the Stratix II EP2S90 or EP2S130 device in the 780-pin FineLine BGA package as prototype devices. Table 8–1 shows vertical migration options by package.

Table 8–1. Stratix II and HardCopy II Migration Options       Note (1)								
Device	FineLine BGA Package							
Device	484 Pins	672 Pins	780 Pins	1,020 Pins	1,020 Pins	1,508 Pins		
HardCopy II	HC210	HC220	HC220	HC230	HC240	HC240		
Stratix II	EP2S30 EP2S60 EP2S90 <i>(2)</i>	EP2S60	EP2S90 EP2S130	EP2S90 EP2S130 EP2S180	EP2S180	EP2S180		

#### Notes to Table 8-1:

- (1) Table 8–1 does not include the HC210W device. For information on the HC210W device, contact the Altera Applications Group.
- (2) This is a Hybrid FineLine BGA package. For more details, refer to the *Package Information for Stratix II Devices* chapter in volume 2 of the *Stratix Device Handbook*.

Beginning with version 5.0 of the Quartus II software, when you compile a design targeting a HardCopy II device, you will need to select a target Stratix II device and a HardCopy II companion device for compilation. Table 8–2 lists the available HardCopy II and Stratix II companion pairs. These pairs are retained in most resource availability tables in this chapter to show the maximum resources available that are supported by either device of the companion pair.

Table 8–2. Stratix II and HardCopy II Companion Devices (Part 1 of 2)  Note (1)							
Package	Compar	nion Pair					
rackaye	HardCopy II Device	Stratix II Device					
484-pin FineLine BGA	HC210	EP2S30					
484-pin FineLine BGA	HC210	EP2S60					
484-pin Hybrid FineLine BGA	HC210	EP2S90(2)					
672-pin FineLine BGA	HC220	EP2S60					
780-pin FineLine BGA	HC220	EP2S90					
780-pin FineLine BGA	HC220	EP2S130					
1,020-pin FineLine BGA	HC230	EP2S90					
1,020-pin FineLine BGA	HC230	EP2S130					

Table 8–2. Stratix II and HardCopy II Companion Devices	(Part 2 of 2)
Note (1)	

Pankana	Companion Pair					
Package	HardCopy II Device	Stratix II Device				
1,020-pin FineLine BGA	HC230	EP2S180				
1,020-pin FineLine BGA	HC240	EP2S180				
1,508-pin FineLine BGA	HC240	EP2S180				

#### Notes to Table 8-2:

- Table 8–2 does not include the HC210W device. For information on the HC210W device, contact the Altera Applications Group.
- (2) This is a Hybrid FineLine BGA package. For more details, refer to the Package Information for Stratix II Devices chapter in volume 2 of the Stratix Device Handbook.

When the Quartus II software successfully compiles a design, the HardCopy II Device Resource Guide in the Fitter Compilation Report contains information on migration compatibility to a HardCopy II device. Use this information to select the optimal HardCopy II device for the prototype Stratix II device based on resource requirements and package preference.

Table 8–3 shows the available resources for prototyping on a Stratix II device when choosing a HardCopy II device. This chapter examines each resource availability in greater detail.

Table 8–3. S	Table 8–3. Stratix II and HardCopy II Companion Devices Resource Availability Guide (Part 1 of 2) Note (1)										
Stratix II		0		HardCopy II Prototyping Resources							
and HardCopy II Companion Devices	Package	Stratix II ALMs (2)	ASIC Gates for Logic	User I/O Pins (3)	M4K Blocks	M-RAM Blocks	Total RAM Bits	18 × 18 Multipliers	PLLs		
EP2S30 HC210	484-pin FineLine BGA	13,552	360K	334	144	0	663,552	64	4		
EP2S60 HC210	484-pin FineLine BGA	24,176	720K	334	190	0	875,520	144	4		
EP2S90 HC210	484-pin FineLine BGA	36,384	1 M	308	190	0	875,520	192	4		
EP2S60 HC220	672-pin FineLine BGA	24,176	720K	492	255	2	2,354,688	144	4		
EP2S90 HC220	780-pin FineLine BGA	36,384	1 M	494	408	2	3,059,712	192	4		

Table 8–3. S	Table 8–3. Stratix II and HardCopy II Companion Devices Resource Availability Guide (Part 2 of 2) Note (1)									
Stratix II			HardCopy II Prototyping Resources							
and HardCopy II Companion Devices	Package	Stratix II ALMs (2)	ASIC Gates for Logic	User I/O Pins (3)	M4K Blocks	M-RAM Blocks	Total RAM Bits	18 × 18 Multipliers	PLLs	
EP2S130 HC220	780-pin FineLine BGA	53,016	1.6 M	494	408	2	3,059,712	252	4	
EP2S90 HC230	1,020-pin FineLine BGA	36,384	1 M	698	408	4	4,239,360	192	8	
EP2S130 HC230	1,020-pin FineLine BGA	53,016	1.6 M	698	609	6	6,345,216	252	8	
EP2S180 HC230	1,020-pin FineLine BGA	71,760	2.2 M	698	614	6	6,368,256	384	8	
EP2S180 HC240	1,020-pin FineLine BGA	71,760	2.2 M	742	768(4)	9	8,847,360	384	12	
EP2S180 HC240	1,508-pin FineLine BGA	71,760	2.2 M	951	768(4)	9	8,847,360	384	12	

#### Notes to Table 8-3:

- Table 8–3 does not include the HC210W device. For information on the HC210W device, contact the Altera Applications Group.
- (2) ALM: adaptive logic module.
- (3) User I/O pin counts are preliminary. The Quartus II software I/O pin counts include one additional pin, PLL\_ENA, which is not included in this pin count.
- (4) The total number of usable M4K blocks is limited to 768 to allow migration compatibility when prototyping with an EP2S180 device.

# I/O Support and Planning

HardCopy II companion devices offer pin-to-pin compatibility with the Stratix II prototype device, which makes them drop-in replacements for the FPGAs. Therefore, you can use HardCopy II devices with the same system board and software developed for prototyping and field trials, enabling the fastest time-to market for high-volume production.

HardCopy II devices offer up to 951 user I/O pins. Table 8–4 lists all available I/O pin counts when assigning a Stratix II device while selecting a HardCopy II companion device. If a Stratix II design uses I/O pins that are not available in both the Stratix II device and the HardCopy II companion device, the Quartus II software issues a no-fit error. Therefore, it is important to monitor pin assignments based on the Stratix II device and the HardCopy II companion device.

Table 8-4. Package Options and I/O Pin Counts for Stratix II and HardCopy II Companion Devices Notes (1)	),
(2)	

Stratix II	HC210	HC220		HC230 (3)	HC24	IO (4)
Device	484-Pin FineLine BGA	672-Pin FineLine BGA	780-Pin FineLine BGA	1,020-Pin FineLine BGA	1,020-Pin FineLine BGA	1,508-Pin FineLine BGA
EP2S30	334					
EP2S60	334	492				
EP2S90	308		494	698		
EP2S130			494	698		
EP2S180				698	742	951

#### Notes to Table 8-4:

- (1) User I/O pin counts are preliminary. The Quartus II software I/O pin counts include one additional pin, PLL\_ENA, which is not included in this pin count. The PLL\_ENA pin is not available as a general purpose I/O pin and can only be used to enable the PLLs in this device.
- (2) All I/O pin counts include eight dedicated clock input pins (clk1p, clk1n, clk3p, clk3n, clk9p, clk9n, clk11p, and clk11n) that can be used for data inputs.
- (3) The I/O pin counts for all HC230 combinations include four dedicated fast PLL clock inputs (FPLL7CLKp/n, FPLL8CLKp/n) that can be used for data inputs.
- (4) The I/O pin counts for HC240 combinations include eight dedicated fast PLL clock inputs (FPLL7CLKp/n, FPLL8CLKp/n, FPLL9CLKp/n, and FPLL10CLKp/n) that can be used for data inputs.

HardCopy II devices offer three distinct types of I/O elements (IOEs) which support a variety of I/O features to match Stratix II IOEs. These are memory interface IOEs, high-speed IOEs, and general purpose IOEs.

Memory interface IOEs support popular I/O standards used by external memory devices, including single-ended standards from LVTTL, LVCMOS to SSTL, and HSTL voltage referenced ( $V_{REF}$ ) type I/O standards. Memory interface IOEs also have PCI clamp circuitry for PCI support.

High-speed IOEs support differential applications utilizing LVDS and HyperTransport technology. High-speed IOEs also support single-ended LVTTL and LVCMOS I/O standards, but do not support  $V_{REF}$  I/O standards.

General purpose IOEs support LVTTL and LVCMOS I/O standards. General purpose IOEs on the bottom I/O banks (banks 7 and 8) also have PCI clamping circuitry to support the PCI interface on HardCopy II devices.



For more information on HardCopy II IOEs, refer to the *HardCopy II Description*, *Architecture*, and *Features* chapter of the *HardCopy Series Handbook*.

#### HardCopy II I/O Banks

HardCopy II devices have eight general I/O banks and up to four enhanced PLL external clock output banks (banks 9, 10, 11, 12). HC210 and HC220 devices only have PLL output banks 9 and 10. Figure 8–1 shows the HardCopy II I/O banks and the relative PLL positions.

The left side I/O banks 1 and 2 are high speed IOE banks on all HardCopy II devices. The right side I/O banks 5 and 6 are general purpose IOEs on HC210, HC220, and HC230 devices, but high speed IOEs on HC240 devices.

The top I/O banks 3 and 4 are memory interface IOEs on all HardCopy II devices. The bottom I/O banks 7 and 8 are general purpose IOEs on HC210 and HC220 but memory interface IOEs on HC230 and HC240 devices. The general purpose IOEs on the bottom of the device support PCI clamping, but the general purpose IOEs on the right side do not.




Figure 8–1. HardCopy II HC240 I/O Banks Notes (1), (2), (3), (4)

#### Notes to Figure 8–1:

- (1) Figure 8-1 is a top view of the silicon die that corresponds to a reverse view for flip-chip packages. It is a graphical representation only. Refer to the pin list and Quartus II software for exact locations.
- (2) Differential HSTL and differential SSTL standards are available for bidirectional operations on DQS pin and input only operations on PLL clock input pins; LVDS, LVPECL, and HyperTransport standards are available for input only operations on PLL clock input pins. Refer to "Differential I/O Termination" on page 8–20 for more details.
- (3) HardCopy II devices and the Quartus II software does not support differential SSTL and differential HSTL standards at left and right I/O banks. Side I/O banks do not have V<sub>REF</sub> pins.
- (4) Figure 8–1 shows the HC240 device. Other HardCopy II devices have fewer PLL blocks.

#### User I/O Count Per IOE Type and Bank Location

Table 8–5 lists the maximum I/O count per IOE type. This helps you select a HardCopy II device based on the I/O standard support requirement.

Table 8–5. HardCopy II Maximum User I/O Count Per IOE Type       Notes (1), (2)									
Device	Package	Memory Interface IOEs			Purpose Es	High-Speed IOEs			
		Тор	Bottom	Right	Bottom	Left	Right		
HC210	484-pin FineLine BGA	87		84	79	84			
HC220	672-pin FineLine BGA	126		124	118	124			
HC220	780-pin FineLine BGA	126		124	120	124			
HC230 (3)	1,020-pin FineLine BGA	180	178	152		188			
HC240 (4)	1,020-pin FineLine BGA	184	182			188	188		
HC240 (4)	1,508-pin FineLine BGA	238	233			240	240		

#### Notes to Table 8-5:

- (1) User I/O pin counts are preliminary. The Quartus II software I/O pin counts include one additional pin, PLL\_ENA, which is not included in this pin count. The PLL\_ENA pin is not available as a general purpose I/O pin and can only be used to enable the PLLs in this device.
- (2) All I/O pin counts include eight dedicated clock input pins (clklp, clkln, clk3p, clk3n, clk9p, clk9n, clkllp, and clklln) that can be used for data inputs.
- (3) The I/O pin counts for all HC230 combinations include four dedicated fast PLL clock inputs (FPLL7CLKp/n, FPLL8CLKp/n) that can be used for data inputs.
- (4) The I/O pin counts for HC240 combinations include eight dedicated fast PLL clock inputs (FPLL7CLKp/n, FPLL8CLKp/n, FPLL9CLKp/n, and FPLL10CLKp/n) that can be used for data inputs.

# HardCopy II Supported I/O Standards

Table 8–6 lists I/O standards that HardCopy II devices supports, separated by IOE type. This list only focuses on user I/O pins.

Table 8–6. Hardcopy II Supported I/O Standards on User I/O Pins (Part 1 of 2)									
I/O Standard	Turne	V <sub>CCIO</sub> Lo	evel (V)	Memory	General Purpose IOEs	High- Speed IOEs			
	Туре	Input	Output	Interface IOEs					
3.3-V LVTTL/LVCMOS	Single-ended	3.3/2.5	3.3	<b>✓</b>	<b>✓</b>	✓			
2.5-V LVTTL/LVCMOS	Single-ended	3.3/2.5	2.5	✓	<b>✓</b>	✓			
1.8-V LVTTL/LVCMOS	Single-ended	1.8/1.5	1.8	<b>✓</b>	<b>✓</b>	<b>✓</b>			
1.5-V LVCMOS	Single-ended	1.8/1.5	1.5	<b>✓</b>	<b>✓</b>	✓			

Table 8–6. Hardcopy II Supported I/O Standards on User I/O Pins (Part 2 of 2)						
I/O Otendend	_	V <sub>CCIO</sub> Lo	evel (V)	Memory	General Purpose IOEs	High- Speed IOEs
I/O Standard	Туре	Input	Output	Interface IOEs		
SSTL-2 class I and II	Voltage referenced	2.5	2.5	<b>✓</b>		
SSTL-18 class I and II	Voltage referenced	1.8	1.8	✓		
1.8-V HSTL class I and II	Voltage referenced	1.8	1.8	✓		
1.5-V HSTL class I and II	Voltage referenced	1.5	1.5	✓		
PCI / PCI-X	Single-ended	3.3	3.3	<b>✓</b>	(1)	
Differential SSTL-2 class I and II input	Pseudo differential (3)	3.3/2.5/ 1.8/1.5		(2)		
Differential SSTL-2 class I and II output	Pseudo differential (3)		2.5	(2)		
Differential SSTL-18 class I and II input	Pseudo differential (3)	3.3/2.5/ 1.8/1.5		(2)		
Differential SSTL-18 class I and II output	Pseudo differential (3)		1.8	(2)		
1.8-V differential HSTL class I and II input	Pseudo differential (3)	3.3/2.5/ 1.8/1.5			1.8/1.5	(2)
1.8-V differential HSTL class I and II output	Pseudo differential (3)		1.8	(2)		
1.5-V differential HSTL class I and II input	Pseudo differential (3)	3.3/2.5/ 1.8/1.5		(2)		
1.5-V differential HSTL class I and II output	Pseudo differential (3)		1.5	(2)		
LVDS	Differential	2.5	2.5			✓
HyperTransport™ technology	Differential	2.5	2.5			<b>✓</b>

#### Notes to Table 8-6:

- (1) Like Stratix II devices, the optional PCI clamp is only available on column I/O pins. General purpose IOEs on the right row I/O pins do not support the PCI clamp.
- (2) Similar to Stratix II devices, these I/O standards are only available on input clock pins, output clock pins in I/O banks 9, 10, 11, 12, and DQS pins in top I/O banks 3, 4 for all HardCopy II devices, and DQS pins in bottom I/O banks 7 and 8 for HC230 and HC240 devices.
- (3) Pseudo-differential HSTL and SSTL inputs only use the positive polarity input in the speed path. The negative input is not connected internally. Pseudo-differential HSTL and SSTL outputs use two single-ended outputs with the second output programmed as inverted. This is similar to a Stratix II device implementation.

Table 8–7 lists the I/O standards that HardCopy II devices support. Table 8–7 is organized by clock input, clock output, and PLL feedback pins.

Table 8–7. Hardcopy II Supported I/O Standards of Input Clocks, Clock Out, and PLL Feedback (Part 1 of 2)								
I/O Otomdowd	Tune	V <sub>CCIO</sub> Lo	evel (V)	CLK[03,	CLK[47, 1215]	FPLL_CLK	PLL_OUT	PLL_FB
I/O Standard	Туре	Input	Output	811] (1)	(2)	(3)		
3.3-V LVTTL / LVCMOS	Single- ended	3.3/2.5	3.3	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>
2.5-V LVTTL / LVCMOS	Single- ended	3.3/2.5	2.5	~	<b>✓</b>	~	~	<b>✓</b>
1.8-V LVTTL / LVCMOS	Single- ended	1.8/1.5	1.8	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>
1.5-V LVCMOS	Single- ended	1.8/1.5	1.5	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>
SSTL-2 class I	Voltage referenced	2.5	2.5		<b>✓</b>		<b>✓</b>	<b>✓</b>
SSTL-2 class II	Voltage referenced	2.5	2.5		<b>✓</b>		<b>✓</b>	<b>✓</b>
SSTL-18 class I	Voltage referenced	1.8	1.8		<b>✓</b>		<b>✓</b>	<b>✓</b>
SSTL-18 class II	Voltage referenced	1.8	1.8		<b>✓</b>		<b>✓</b>	<b>✓</b>
1.8-V HSTL class I	Voltage referenced	1.8	1.8		<b>✓</b>		<b>✓</b>	<b>✓</b>
1.8-V HSTL class II	Voltage referenced	1.8	1.8		<b>✓</b>		<b>✓</b>	<b>✓</b>
1.5-V HSTL class I	Voltage referenced	1.5	1.5		<b>✓</b>		<b>✓</b>	<b>✓</b>
1.5-V HSTL class II	Voltage referenced	1.5	1.5		<b>✓</b>		<b>✓</b>	<b>✓</b>
PCI / PCI-X	Single- ended	3.3	3.3		<b>✓</b>		<b>✓</b>	<b>✓</b>
Differential SSTL-2 class I and II input	Pseudo differential (6)	3.3/2.5/ 1.8/1.5			<b>✓</b>			<b>✓</b>
Differential SSTL-2 class I and II output	Pseudo differential (6)		2.5				~	<b>✓</b>
Differential SSTL-18 class I and II input	Pseudo differential (6)	3.3/2.5/ 1.8/1.5			<b>✓</b>			<b>~</b>

Table 8–7. Hardcopy II Supported I/O Standards of Input Clocks, Clock Out, and PLL Feedback (Part 2 of 2)								
I/O Otom doud	_	V <sub>CCIO</sub> Level (V)		CLK[03,	CLK[47,	FPLL_CLK	PLL OUT	PLL_FB
I/O Standard	Туре	Input	Output	811] (1)	<b>1215</b> ] <i>(2)</i>	(3)	(4)	(5)
Differential SSTL-18 class I and II output	Pseudo differential (6)		1.8				<b>✓</b>	<b>✓</b>
1.8-V differential HSTL class I and II input	Pseudo differential (6)	3.3/2.5/ 1.8/1.5			<b>✓</b>			<
1.8-V differential HSTL class I and II output	Pseudo differential (6)		1.8				<b>✓</b>	<b>✓</b>
1.5-V differential HSTL class I and II input	Pseudo differential (6)	3.3/2.5/ 1.8/1.5			<b>✓</b>			<b>✓</b>
1.5-V differential HSTL class I and II output	Pseudo differential (6)		1.5				<b>~</b>	<b>~</b>
LVDS input	Differential	2.5		<b>✓</b>	✓	✓		<b>✓</b>
LVDS output	Differential		2.5				<b>✓</b>	<b>✓</b>
HyperTransport technology input	Differential	2.5		<b>&gt;</b>	<b>✓</b>	<b>✓</b>		<b>✓</b>
HyperTransport technology output	Differential		2.5V				<b>✓</b>	<b>✓</b>
LVPECL input	Differential	3.3/2.5/ 1.8/1.5	(7)		<b>✓</b>		<b>✓</b>	<b>✓</b>

#### Notes to Table 8–7:

- CLK8 and CLK10 pins on HC210, HC220, and HC230 devices do not support differential standards LVDS and HyperTransport technology. Only LVTTL is supported on these CLK pins for these devices.
- (2) CLK [4..7] pins on HC210 and HC220 devices do not support SSTL, HSTL, differential SSTL, and HSTL input or output.
- (3) HC230 only has two fast PLL clocks, FPLL[7..8]CLK. HC240 has four FPLL clocks, FPLL[7..10]CLK.
- (4) HC210 and HC220 PLL6\_OUT pins do not support SSTL, HSTL, differential SSTL, and HSTL input or output.
- (5) HC210 and HC220 PLL6 FB pins do not support SSTL, HSTL, differential SSTL, and HSTL input or output.
- (6) Pseudo-differential HSTL and SSTL inputs only use the positive polarity input in the speed path. The negative input is not connected internally. Pseudo-differential HSTL and SSTL outputs use two single-ended outputs with the second output programmed as inverted. This is similar to a Stratix II device implementation.
- (7) This is not supported.

# External Memory Interface Support

Like Stratix II devices, HardCopy II I/O pins have dedicated phase-shift circuitry for interfacing with external memory, including DDR and DDR2 SDRAM, QDR II SRAM, RLDRAM II, and SDR SDRAM. A compensated delay element on each DQS pin automatically aligns input DQS synchronization signals with the data window of their corresponding DQ data signals.

For all HardCopy II devices, the top I/O banks (3 and 4) support DQ and DQS signals with DQ bus modes that vary from  $\times 4$ ,  $\times 8/\times 9$ ,  $\times 16/\times 18$  and up to  $\times 32/\times 36$ . The top bank has a phase-shifting reference circuit that controls the compensated delay elements for all DQS pins on the top bank.

For the HC230 and HC240 HardCopy II devices, the bottom I/O banks (7 and 8) also support DQ and DQS signals with DQ bus modes from  $\times$ 4,  $\times$ 8/ $\times$ 9,  $\times$ 16/ $\times$ 18 and  $\times$ 32/ $\times$ 36. Similar to the top banks, the bottom I/O banks of these devices also have a phase-shifting reference circuit to control the delay elements at the bottom DQS pins.

Table 8–8 shows the number of DQ and DQS buses supported per companion device pair. (3)

**Table 8–8. DQ and DQS Bus Mode support for Stratix II and HardCopy II Companion Devices (Part 1 of 2)**Note (1)

Stratix II and HardCopy II Companion Devices	Package	Number of ×4 Groups	Number of ×8/×9 Groups	Number of ×16/×18 Groups	Number of ×32/×36 Groups
EP2S30 HC210 (2)	484-pin FineLine BGA	4	2		
EP2S60 HC210 (2)	484-pin FineLine BGA	4	2		
EP2S90 HC210 (2)	484-pin FineLine BGA	4	2		
EP2S60 HC220 (2)	672-pin FineLine BGA	9	4	2	
EP2S90 HC220 (2)	780-pin FineLine BGA	9	4	2	
EP2S130 HC220 (2)	780-pin FineLine BGA	9	4	2	
EP2S90 HC230 (3)	1,020-pin FineLine BGA	36	18	8	4
EP2S130 HC230 (3)	1,020-pin FineLine BGA	36	18	8	4

**Table 8–8. DQ and DQS Bus Mode support for Stratix II and HardCopy II Companion Devices (Part 2 of 2)**Note (1)

Stratix II and HardCopy II Companion Devices	Package	Number of ×4 Groups	Number of ×8/×9 Groups	Number of ×16/×18 Groups	Number of ×32/×36 Groups
EP2S180 HC230 (3)	1,020-pin FineLine BGA	36	18	8	4
EP2S180 HC240	1,020-pin FineLine BGA	36	18	8	4
EP2S180 HC240	1,508-pin FineLine BGA	36	18	8	4

#### Notes to Table 8-8:

(1) The DQ and DQS numbers are preliminary.

HC210 (2) EP2S90

HC210 (2)

- (2) HardCopy II devices HC210 and HC220 support memory interface in the top I/O banks only. Unlike their Stratix II companions, these devices cannot support DIMMs.
- (3) Similar to their Stratix II companions, these device and package combinations can support two 64- or 72-bit DIMMs in ×4 and ×8/×9 modes.

#### LVDS, SERDES, and DPA Compatibility

HardCopy II devices offer up to 116 transmitter and receiver pairs. Similar to Stratix II devices, these differential I/O pins are located on row I/O pins. The HC240 device's left and right banks are high-speed IOEs which support differential transmission. The HC210, HC220, and HC230 devices only support differential transmission on the left banks. The LVDS and HyperTransport technology interface functionality, including the SERDES and DPA, is the same as Stratix II devices.

Table 8–9 shows the maximum differential channel supported by each HardCopy II and Stratix II companion pair.

Table 8–9. Differential Channels with Stratix II and HardCopy II Companion Devices (Part 1 of 2) Note (1)					
Stratix II and HardCopy II Companion Devices	Package	Transmitters	Receivers		
EP2S30 HC210 (2)	484-pin FineLine BGA	19	21		
EP2S60	484-pin FineLine BGA	19	21		

484-pin FineLine BGA

21

19

Table 8-9. Differential Channels with Stratix II and HardCopy II Companion Devices (Part 2 of 2) *Note (1)* Stratix II and HardCopy II **Package Transmitters** Receivers **Companion Devices EP2S60** 672-pin FineLine BGA 29 31 HC220 (2) **EP2S90** 780-pin FineLine BGA 29 31 HC220 (2) EP2S130 780-pin FineLine BGA 29 31 HC220 (2) EP2S90 1,020-pin FineLine BGA 44 46 HC230 (2) EP2S130 1,020-pin FineLine BGA 44 46 HC230 (2) EP2S180 1,020-pin FineLine BGA 44 46 HC230 (2) EP2S180 1,020-pin FineLine BGA 88 92 HC240 (3) EP2S180 1,508-pin FineLine BGA 116 116 HC240 (3)

#### *Notes to Table 8–9:*

- (1) Pin count does not include dedicated PLL input and output pins.
- (2) The total number of receiver channels for HC210, HC220, and HC230 devices include two non-dedicated clock channels that can optionally be used as data channels.
- (3) The total number of receiver channels for HC240 devices include four non-dedicated clock channels that can optionally be used as data channels.

## **Programmable Drive Strength Support**

The maximum current strength setting is the default setting in the Quartus II software and achieves maximum I/O performance. Stratix II device output buffers for each I/O pin have a programmable drive strength control for certain I/O standards.

HardCopy II support for these settings differs from that found in Stratix II devices. For compatibility with HardCopy II HC210 and HC220 devices, you must restrict the I/O drive settings of Stratix II companion devices, as shown in Table 8–10.

Table 8–10. HC210 and HC220 Device Programmable Drive Strengths						
I/O Standard	I <sub>OH</sub> and I <sub>OL</sub> Current Strength Setting (mA) for Top Column I/O Pins	I <sub>OH</sub> and I <sub>OL</sub> Current Strength Setting (mA) for Bottom Column I/O Pins	I <sub>OH</sub> and I <sub>OL</sub> Current Strength Setting (mA) for Left Row I/O Pins	I <sub>OH</sub> and I <sub>OL</sub> Current Strength Setting (mA) for Right Row I/O Pins		
3.3-V LVTTL	24, 20, 12, 8, 4 (1)	12, 8, 4 (1)	12, 8, 4	12, 8, 4		
3.3-V LVCMOS	24, 20, 12, 8, 4 (1)	8, 4 (1)	8, 4	8, 4		
2.5-V LVTTL/LVCMOS	16, 12, 8, 4	12, 8, 4 (1)	12, 8, 4	12, 8, 4		
1.8-V LVTTL/LVCMOS	12, 10, 8, 6, 4, 2	8, 6, 4, 2 (1)	8, 6, 4, 2	8, 6, 4, 2		
1.5-V LVCMOS	8, 6, 4, 2	4, 2 (1)	4, 2	4, 2		
SSTL-2 class I	12, 8	(2)	(3)	(3)		
SSTL-2 class II	24, 20, 16	(2)	(3)	(3)		
SSTL-18 class I	12, 10, 8, 6, 4	(2)	(3)	(3)		
SSTL-18 class II	20, 18, 16, 8	(2)	-	-		
HSTL-18 class I	12, 10, 8, 6, 4	(2)	-	-		
HSTL-18 class II	20, 18, 16	(2)	-	-		
HSTL-15 class I	12, 10, 8, 6, 4	(2)	-	-		
HSTL-15 class II	20, 18, 16	(2)	-	-		

#### Notes to Table 8-10:

<sup>(1)</sup> HardCopy II devices do not support some of the settings available in the Stratix II prototype device. For more information, refer to the *Stratix II Device Family Data Sheet* in volume 1 of the *Stratix II Device Handbook*.

<sup>(2)</sup> HC220 and HC210 devices do not support memory interface standards on bottom I/O pins.

<sup>(3)</sup> Row I/O pins do not support SSTL I/O standards.

Similarly, when using HardCopy II HC230 and HC240 devices as companion devices, you must restrict the I/O drive settings, as shown in Table 8-11.

Table 8–11. HC230 and HC240 Device Programmable Drive Strengths					
I/O Standard	I <sub>OH</sub> and I <sub>OL</sub> Current Strength Setting (mA) for Column I/O Pins	I <sub>OH</sub> and I <sub>OL</sub> Current Strength Setting (mA) for Row I/O Pins			
3.3-V LVTTL	24, 20, 16, 12, 8, 4 (1)	12, 8, 4			
3.3-V LVCMOS	24, 20, 16, 12, 8, 4 (1)	8, 4			
2.5-V LVTTL/LVCMOS	16, 12, 8, 4	12, 8, 4			
1.8-V LVTTL/LVCMOS	12, 10, 8, 6, 4, 2	8, 6, 4, 2			
1.5-V LVCMOS	8, 6, 4, 2	4, 2			
SSTL-2 class I	12, 8	(2)			
SSTL-2 class II	24, 20, 16	(2)			
SSTL-18 class I	12, 10, 8, 6, 4	(2)			
SSTL-18 class II	20, 18, 16, 8	-			
HSTL-18 class I	12, 10, 8, 6, 4	-			
HSTL-18 class II	20, 18, 16	-			
HSTL-15 class I	12, 10, 8, 6, 4	-			
HSTL-15 class II	20, 18, 16	-			

#### Notes to Table 8-11:

- (1) HardCopy II devices do not support some of the settings available in the Stratix II prototype device. For more information, refer to the *Stratix II Device Family Data Sheet* in volume 1 of the *Stratix II Device Handbook*.
- (2) Row I/O pins do not support SSTL I/O standards.

# On-Chip Termination

Like Stratix II devices, HardCopy II devices feature on-chip termination (OCT) to provide I/O impedance matching and termination capabilities. To maintain compatibility with Stratix II prototype devices, HardCopy II devices support on-chip series termination (RS) for single-ended I/O standards and on-chip differential termination (RD) for differential I/O standards. However, some HardCopy II pins do not support the on-chip termination that may be available on the same Stratix II pin. This section highlights the termination schemes that HardCopy II devices support.

#### **On-Chip Series Termination**

Stratix II and HardCopy II devices support I/O driver on-chip series termination (RS) through drive-strength control for single-ended I/O standards. There are two ways to implement the RS in Stratix II and Hardcopy II devices:

- RS without calibration for both row and column I/O pins
- RS with calibration only for column I/O pins

#### **On-Chip Series Termination without Calibration**

HardCopy II devices support output-driver impedance matching to closely match the impedance of the transmission line. If you select matching impedance, you cannot select programmable-current drive strength. Table 8–12 lists the HardCopy II HC230 and HC240 output standards that support on-chip series termination without calibration.

Table 8–12. HC230 and HC240 Selectable I/O Drivers with On-Chip Series Termination without Calibration Note (1)					
I/O Standard	Column I/O Pins	Row I/O Pins			
3.3-V LVTTL	25 or 50 Ω	25 or 50 $\Omega$			
3.3-V LVCMOS	25 or 50 Ω	25 or 50 $\Omega$			
2.5-V LVTTL	25 or 50 Ω	25 or 50 $\Omega$			
2.5-V LVCMOS	25 or 50 Ω	25 or 50 $\Omega$			
1.8-V LVTTL	25 or 50 Ω	50 Ω			
1.8-V LVCMOS	25 or 50 Ω	50 Ω			
1.5-V LVTTL	50 Ω				
1.5-V LVCMOS	50 Ω				
2.5-V SSTL class I	50 Ω	(2)			
2.5-V SSTL class II	25 Ω	(2)			
1.8-V SSTL class I	50 Ω	(2)			
1.8-V SSTL class II	25 Ω				
1.8-V HSTL class I	50 Ω	(2)			
1.8-V HSTL class II	25 Ω				
1.5-V HSTL class I	(3)				

*Notes to Table 8–12:* 

- (1) These numbers are preliminary and pending silicon characterization.
- HardCopy II HC230 and HC240 devices do not support on-chip series termination with this I/O standard on these pins.
- (3) Support pending HardCopy II characterization.

Table 8-13 lists the HardCopy II HC210 and HC220 output standards that support on-chip series termination without calibration.

**Table 8–13.** HC210 and HC220 Selectable I/O Drivers with On-Chip Series Termination without Calibration Note (1)

		1		
I/O Standard	Top Column I/O Pins	Bottom Column I/O Pins	Left Row I/O Pins	Right Row I/O Pins
3.3-V LVTTL	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω
3.3-V LVCMOS	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω
2.5-V LVTTL	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω
2.5-V LVCMOS	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω	25 or 50 Ω
1.8-V LVTTL	25 or 50 Ω	50 Ω	50 Ω	50 Ω
1.8-V LVCMOS	25 or 50 Ω	50 Ω	50 Ω	50 Ω
1.5-V LVTTL	(3)	(2)		
1.5-V LVCMOS	(3)	(2)		
2.5-V SSTL class I	50 Ω	(2)	(2)	(2)
2.5-V SSTL class II	25 Ω	(2)	(2)	(2)
1.8-V SSTL class I	50 Ω	(2)	(2)	(2)
1.8-V SSTL class II	25 Ω	(2)		
1.8-V HSTL class I	50 Ω	(2)	(2)	(2)
1.8-V HSTL class II	25 Ω	(2)		
1.5-V HSTL class I	(3)	(2)		

#### Notes to Table 8-13:

- (1) All these numbers are preliminary and pending silicon characterization.
- (2) HardCopy II HC210 and HC220 devices do not support on-chip series termination with this I/O standard on these pins.
- (3) Support pending HardCopy II characterization.

#### **On-Chip Series Termination with Calibration**

Stratix II devices support on-chip series termination with calibration in column I/O pins in the top and bottom banks. HC230 and HC240 devices also support on-chip series termination with calibration in column I/O pins in the top and bottom banks, but HC220 and HC210 devices only support this feature on the top I/O banks. Table 8–14 lists available I/O standards on the HardCopy II devices that support calibrated-series termination.

Table 8–14. HardCopy II Selectable I/O Drivers with On-Chip Series Termination with Calibration Note (1)											
I/O Standard	HC230, HC240 Column I/O Pins	HC210, HC220 Top Column I/O Pins (2)									
3.3-V LVTTL	25 or 50 Ω	25 or 50 $\Omega$									
3.3-V LVCMOS	25 or 50 Ω	25 or 50 Ω									
2.5-V LVTTL	25 or 50 Ω	25 or 50 $\Omega$									
2.5-V LVCMOS	25 or 50 Ω	25 or 50 $\Omega$									
1.8-V LVTTL	25 or 50 Ω	25 or 50 Ω									
1.8-V LVCMOS	25 or 50 Ω	25 or 50 $\Omega$									
1.5-V LVTTL	(3)	50 Ω									
1.5-V LVCMOS	(3)	50 Ω									
2.5-V SSTL class I	50 Ω	50 Ω									
2.5-V SSTL class II	25 Ω	50 Ω									
1.8-V SSTL class I	50 Ω	50 Ω									
1.8-V SSTL class II	25 Ω	25 Ω									
1.8-V HSTL class I	50 Ω	50 Ω									
1.8-V HSTL class II	25 Ω	25 Ω									
1.5-V HSTL class I	(3)	50 Ω									

#### Notes to Table 8-14:

- (1) These numbers are preliminary and pending silicon characterization.
- (2) HardCopy II HC210 and HC220 devices do not support on-chip series termination with calibration on bottom I/O pins.
- (3) Support pending HardCopy II characterization.

#### Differential I/O Termination

Similar to the FPGA, HardCopy II devices provide an on-chip  $100\text{-}\Omega$  differential termination option on each differential receiver channel for LVDS and HyperTransport technology standards. When using an HC240 device as a companion device, differential termination is supported on all row I/O pins that support LVDS and HyperTransport technology standards.

When using HC230, HC220, and HC210 devices, only the left row I/O pins support differential termination. The right row I/O pins do not support LVDS and HyperTransport technology standards.

Table 8–15 shows the differential termination support.

Table 8–15. HardCopy II I/O Banks Supporting 100-Ω Differential Termination       Notes (1), (2)											
I/O Standard	HC240 Left and Right Banks (1, 2, 5 and 6)	HC240 Top and Bottom Banks (3, 4, 7 through 12)	HC230, HC210, HC220 Left Banks (1 and 2)	HC230, HC210, HC220 Other Banks (3 to 12)							
LVDS	✓		✓								
HyperTransport technology	<b>✓</b>		<b>✓</b>								
Clock Inputs (3)	✓		✓								

#### Notes to Table 8-15:

- (1) HC230, HC220, and HC210 device left clock pins CLK0 and CLK2 support differential on-chip termination.
- (2) All other clock pins, including FPLL[7..10] CLK, do not support differential on-chip termination.
- (3) HardCopy II HC240 device clock pins CLK0, CLK2, CLK8, and CLK10 support differential on-chip termination, similar to Stratix II devices.

# Stratix II and HardCopy II Companion Memory Blocks

HardCopy II device RAM bit offerings range from 663 kbits to 8.8 Mbits. HardCopy II memory blocks are functionally equivalent to the Stratix II memory blocks. HardCopy II memory blocks can implement various Stratix II device memory configurations, including simple and true dual port modes, FIFO, parity bits, ROM modes, and all other features, as listed in the *HardCopy II Description, Architecture, and Features* chapter of the *HardCopy Series Handbook*. One difference between HardCopy II and Stratix II devices is that HardCopy II devices do not support M512 blocks. Additionally, you cannot pre-load HardCopy II M4K blocks with a Memory Initialization File (.mif) when used as RAM.

Table 8–16 shows all the memory block offerings when compiling for a Stratix II FPGA in conjunction with a HardCopy II companion device. Use Table 8–16 as a guide when optimizing memory requirements for selected Stratix II and HardCopy II pairs.

Table 8–16. Total RAM Blocks for Stratix II and HardCopy II Companion Devices (Part 1 of 2)											
Stratix II and HardCopy II Companion Devices	Package	M4K Blocks	M-RAM Blocks	Total RAM Bits							
EP2S30 HC210	484-pin FineLine BGA	144	0	663,552							
EP2S60 HC210	484-pin FineLine BGA	190	0	875,520							

Table 8–16. Total RAM Blocks for Stratix II and HardCopy II Companion Devices (Part 2 of 2)											
Stratix II and HardCopy II Companion Devices	Package	M4K Blocks	M-RAM Blocks	Total RAM Bits							
EP2S90 HC210	484-pin FineLine BGA	190	0	875,520							
EP2S60 HC220	672-pin FineLine BGA	255	2	2,354,688							
EP2S90 HC220	780-pin FineLine BGA	408	2	3,059,712							
EP2S130 HC220	780-pin FineLine BGA	408	2	3,059,712							
EP2S90 HC230	1,020-pin FineLine BGA	408	4	4,239,360							
EP2S130 HC230	1,020-pin FineLine BGA	609	6	6,345,216							
EP2S180 HC230	1,020-pin FineLine BGA	614	6	6,368,256							
EP2S180 HC240	1,020-pin FineLine BGA	768(1)	9	8,847,360							
EP2S180 HC240	1,508-pin FineLine BGA	768(1)	9	8,847,360							

Note to Table 8-16

Table 8–16 does not list M512 blocks because they are not supported in HardCopy II devices. Also, the HC210 devices do not offer M-RAM blocks. Some compatibility guidelines are discussed in the next sections.


#### M512 Options

HardCopy II devices do not support M512 blocks. When compiling Stratix II designs with Hardcopy II companions devices in the Quartus II software, you must check the **Limit DSP and RAM to HardCopy II Resources** box in the **Device Settings** dialog box (Assignments Menu). This automatically places all memory blocks in the available HardCopy II resources. If you do not check this box, the Quartus II software may use memory resources not available in the HardCopy II device but available in the Stratix II device, such as M512 blocks. However, migration into HardCopy II devices is not allowed and this is indicated in the Quartus II fitter report.

The total number of usable M4K blocks is limited to 768 to allow migration compatibility when prototyping with an EP2S180 device.

Your HardCopy II design can use M4K memory blocks to implement memory designs instead of M512 blocks. Quartus II megafunctions offer various memory implementations that use M4K blocks. When using the Quartus II MegaWizard® Plug-In Manager to configure the megafunction, Altera recommends selecting the **Auto** option to allow the Quartus II software to determine how the design is implemented in the memory blocks (Figure 8–2). This allows the Quartus II software to optimize memory selection based on memory size and placement requirements into the available memory blocks of the selected HardCopy II and Stratix II companion pair.

Figure 8-2. Quartus II MegaFunction RAM selection



You can select logic cells in the megafunction to implement small-memory blocks in your design. This implements the memory design in Stratix II ALMs or HardCopy II HCells. However, there may be power and performance trade-offs when choosing between an M4K or M-RAM block or using the ALMs (or HCells). HardCopy II devices power down unused M4K blocks, M-RAM blocks, and HCells.



Implementing memory blocks using logic cells, as seen in Figure 8–2, allows you to select a memory implementation functionally equivalent to M512 blocks or a non-equivalent option to save resources. Altera recommends setting the option to a functionally equivalent version with the M512 blocks.

For very small memory implementations such as a  $8 \times 16$  single port RAM, the M4K or M-RAM blocks will be under-utilized, and may be less power efficient than a small number of HCells. If you select the logic cell option, only a fraction of ALMs are required in the Stratix II device, which translates into a small number HCells used in the HardCopy II device. However, when performance is a key factor, or your design requires ALMs to implement other logic, it may be more efficient to use M4K blocks. Altera recommends using the Quartus II software to analyze performance trade-offs between the given options.

#### M4K Utilization

HardCopy II M4K block functionality is similar to Stratix II M4K blocks. You cannot pre-load HardCopy II M4K blocks with a memory initialization file (.mif) when used as RAM. Also, unlike Stratix II devices, the HardCopy II M4K RAM contents and their output registers are unknown after power up. However, if the HardCopy II M4K block is designated as ROM, it powers up with the ROM contents. When designing M4K blocks as RAM, Altera recommends writing to the block before reading from it to avoid reading unknown initial power-up data conditions. One advantage over Stratix II RAM blocks is unused M4K blocks are disconnected from the power rails, optimizing overall power consumption.

#### M-RAM Compatibility

HardCopy II M-RAM blocks share the same functionality as Stratix II M-RAM blocks. One key feature with HardCopy II M-RAM blocks is power optimization when the M-RAM block is not used. Unused M-RAM blocks are disconnected from the power rails, optimizing overall power consumption.



Some Stratix II devices (engineering sample devices and Revision A production devices) have M-RAM functionality that differs slightly from current Stratix II production devices. HardCopy II M-RAM functionality only matches that of current Stratix II devices. Hence, in order to maintain proper compatibility, compiling only for current production Stratix II devices is supported. More information on the Stratix II M-RAM errata can be found in the Stratix II FPGA Family Errata Sheet available on the Altera website (www.altera.com).

Table 8–17 lists the M4K and M-RAM block supported features. This information can also be found in the *HardCopy II Description, Architecture, and Features* chapter of the *HardCopy Series Handbook*.

Table 8–17. HardCopy II Embedded Memory Features (Part 1 of 2)										
Feature	M4K Blocks	M-RAM Blocks								
Total RAM bits (including parity bits)	4,608	589,824								
Configurations	4K × 1 2K × 2 1K × 4 512 × 8 512 × 9 256 × 16 256 × 18 128 × 32 128 × 36	64K × 8 64K × 9 32K × 16 32K × 18 16K × 32 16K × 36 8K × 64 8K × 72 4K × 128 4K × 144								
Parity bits	✓	✓								
Byte enable	✓	✓								
Pack mode	✓	✓								
Address clock enable	✓	✓								
Single-port memory	✓	✓								
Simple dual-port memory	✓	✓								
True dual-port memory	✓	✓								
Embedded shift register	✓	_								
ROM	✓	_								
FIFO buffer	<b>✓</b>	<b>✓</b>								
Simple dual-port mixed width support	✓	<b>✓</b>								
True dual-port mixed width support	✓	✓								
Memory initialization file (.mif)	(1)	_								
Mixed-clock mode	✓	<b>✓</b>								
Power-up condition	Outputs unknown	Outputs unknown								
Register clears	Output registers only	Output registers only								
Same-port read-during-write	New data available at positive clock edge	New data available at positive clock edge								

Table 8–17. HardCopy II Embedded Memory Features (Part 2 of 2)											
Feature	M4K Blocks	M-RAM Blocks									
Mixed-port read-during-write	Outputs set to unknown or old data	Unknown output									
Power down of unused RAM blocks (2)	✓	<b>✓</b>									

Notes to Table 8-17:

- (1) Stratix II M4K blocks support .mif file loading.
- (2) Stratix II memory blocks remain powered up even when not used.

# PLL Planning and Utilization

Stratix II devices support enhanced PLLs and fast PLLs. HardCopy II devices also support enhanced PLLs and fast PLLs, but with two variations:

- HardCopy II devices have a different number of PLLs than Stratix II devices.
- HardCopy II devices may support fewer I/O standards for clock inputs and outputs. This is explained in the I/O standards support section later in this chapter.

Table 8–18 shows which PLLs each HardCopy II and Stratix II device supports. The Stratix II reference columns are divided based on package, not density. Figures 8–3 to 8–5 show PLL number designations. The Stratix II devices support 6 or 12 PLLs depending on the package offering, and not the device density. The HardCopy II PLLs are not removed symmetrically from all four sides. In general, fast PLLs are removed from sides that do not support high speed IOEs since the primary use of the fast PLL on the sides is for high speed I/O interface functions.

Table 8–18. St	Table 8–18. Stratix II / HardCopy II Companion Device PLL Availability Guide (Part 1 of 2)												
Stratix II and HardCopy II Companion Devices					Fast	PLLs				Er	hanc	ed PL	Ls
	Package	1	2	3	4	7	8	9	10	5	6	11	12
EP2S30 HC210 (1)	484-pin FineLine BGA	<b>✓</b>	<b>✓</b>							<b>✓</b>	<b>✓</b>		
EP2S60 HC210 (1)	484-pin FineLine BGA	<b>✓</b>	<b>✓</b>							<b>~</b>	~		
EP2S90 HC210 (1)	484-pin FineLine BGA	<b>✓</b>	<b>✓</b>							<b>~</b>	<b>✓</b>		
EP2S60 HC220 (1)	672-pin FineLine BGA	<b>✓</b>	<b>✓</b>							<b>✓</b>	<b>✓</b>		

Table 8–18. St	ratix II / HardCopy II Comp	anion	Devi	ce PL	L Ava	ilabili	ity Gu	ide (l	Part 2	of 2)			
Stratix II and	Package				Fast	PLLs				Er	hanc	ed PL	Ls
HardCopy II Companion Devices		1	2	3	4	7	8	9	10	5	6	11	12
EP2S90 HC220 (1)	780-pin FineLine BGA	<b>✓</b>	<b>✓</b>							<b>✓</b>	<b>✓</b>		
EP2S130 HC220 (1)	780-pin FineLine BGA	<b>✓</b>	<b>~</b>							<b>✓</b>	<b>✓</b>		
EP2S90 HC230 (2)	1,020-pin FineLine BGA	<b>✓</b>	~			<b>✓</b>	~			~	<b>✓</b>	<b>✓</b>	<b>✓</b>
EP2S130 HC230 (2)	1,020-pin FineLine BGA	<b>✓</b>	~			<b>✓</b>	~			~	<b>✓</b>	<b>✓</b>	<b>✓</b>
EP2S180 HC230 (2)	1,020-pin FineLine BGA	<b>✓</b>	~			<b>✓</b>	~			~	<b>✓</b>	<b>✓</b>	<b>✓</b>
EP2S180 HC240	1,020-pin FineLine BGA	<b>✓</b>	~	<b>~</b>	<b>✓</b>	<b>✓</b>	<b>~</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>
EP2S180 HC240	1,508-pin FineLine BGA	<b>✓</b>	~	<b>~</b>	<b>✓</b>	<b>✓</b>	<b>~</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>~</b>

#### Notes to Table 8-18:

- (1) HC210 and HC220 devices do not support fast PLLs 3, 4, 9, and 10, unlike Stratix II devices.
- (2) HC230 devices do not support fast PLLs 3 and 4, unlike Stratix II devices.

HardCopy II PLLs are functionally identical to the Stratix II PLLs. The HardCopy II enhanced and fast PLLs support reconfiguration and are also reconfigurable for bandwidth and phase shift.

Figures 8–3 to 8–5 show the PLL locations for each HardCopy II device.

For HC210 and HC220 devices, fast PLLs 1 and 2 are located in the logic array of the device and enhanced PLLs 5 and 6 are located in the periphery next to the device's top and bottom I/O banks.





Figure 8-3. HC210 and HC220 PLL Locations

HC230 device fast PLLs 1, 2, 7, and 8 are located in the logic array, next to the device's left high-speed IOEs. HC230 device enhanced PLLs 5, 6, 11, and 12 are also located in the logic array, next to the top and bottom memory interface IOEs.

Figure 8–4. HC230 PLL Locations



HC240 device fast PLLs 1, 2, 7, and 8 are located in the logic array, next to the left high speed IOEs of the device. HC240 device fast PLLs 3, 4, 9, and 10 are located in the logic array, next to the right high speed IOEs. HC240 device enhanced PLLs 5, 6, 11, and 12 are located in the logic array, next to the top and bottom memory interface IOEs.




Figure 8-5. HC240 PLL Locations

# Global and Local Signals

HardCopy II devices have 16 clock pins (CLK [15..0]) to drive either the global or local clock networks. Four clock pins drive each side of the device. This is similar to Stratix II devices; therefore, there are no limitations when compiling designs for Stratix II devices and HardCopy II companion devices.

Internal logic and enhanced and fast PLL outputs can also drive the global and regional clock networks. Each global and regional clock network has a clock control block, which controls the selection of the clock source and allows you to dynamically enable or disable the clock network to reduce power consumption.

Table 8–19 lists the clock resources available in HardCopy II devices.

Table 8–19. Clock Network Resources Devices	and Features Available in HardCopy II
Resources and Features	Availability
Number of global clock networks	16
Number of regional clock networks	32
Global clock input sources	Clock input pins, PLL outputs, logic array
Regional clock input sources	Clock input pins, PLL outputs, logic array
Number of unique clock sources in a quadrant	24 (16 global clocks and 8 regional clocks)
Number of unique clock sources in the entire device	48 (16 global clocks and 32 regional clocks)
Power-down mode	Global and regional clock networks, dual-regional clock region
Clocking regions for high fan-out applications	Quadrant region, dual-regional, entire device via global or regional clock networks

# Stratix II ALM Adaptation into HardCopy II Logic

The basic logic building block in the Stratix II architecture is the ALM. Each ALM contains a variety of look-up table- (LUT-) based resources, two programmable registers, two dedicated full adders, and various routing resources to and from the ALM.

HardCopy II devices do not have ALM blocks, but use a fine-grain architecture called HCells. HCells can implement all combinations of Stratix II ALM and DSP logic. Each HardCopy II companion device contains an abundance of HCells to implement a Stratix II design utilizing all available ALMs. Therefore, there are no compatibility constraints when compiling for HardCopy II devices.

When compiling a Stratix II design into a HardCopy II companion device, the Quartus II software replaces ALM blocks used in Stratix II with predefined HCell macros. Unused ALM resources are not implemented in HardCopy II devices. This allows for optimal placement of the HardCopy II floor plan and significant power savings.

Figure 8–6 shows an example of a Stratix II ALM block implementation using only one of the registers. When compiling this Stratix II design for a HardCopy II companion device, the Quartus II compiler replaces the

ALM block with a predetermined HCell macro that implements a register from its HardCopy II library of HCell macros. This macro entry has predetermined timing.

shared\_arith\_in reg\_chain\_in To General or Local Routing dataf0 datae0 To General or adder0 Local Routing dataa datab req0 Combinational Logic datac datad To General or adder1 datae1 Local Routing dataf1 reg1 To General or Local Routing carry\_out reg\_chain\_out shared\_arith\_out

Figure 8–6. Stratix II ALM Simple Registered Input and Output

Figure 8–7 shows a HardCopy II ALM register implementation showing Clock, Data In, and Data Out originating from a small cluster of HCells. Unused HCells are reserved for other logic implementation or powered down.




Figure 8-7. HardCopy II Unused HCells

## HardCopy II DSP Implementation from Stratix II DSP Blocks

Stratix II FPGAs have dedicated DSP blocks to implement various DSP functions. Stratix II DSP blocks consist of multipliers, an adder/subtractor/accumulator and a summation block, input and output interfaces, and input and output registers. The Quartus II software implements DSP functions in HardCopy II devices with HCells using predetermined logic implementations from its library of HCell macros, all of which have predetermined timing.

DSP blocks that are not used in the Stratix II design are not implemented in Hardcopy II devices. This preserves the HardCopy II logic for other implementations, saving resources and power. Furthermore, the HardCopy II DSP block placement can be optimized to meet the timing constraint requirements placed on the HardCopy II designs.

The HardCopy II DSP implementation is functionally equivalent to Stratix II DSP blocks and all features are supported except for dynamic-mode switching. You can set up Stratix II DSP blocks to dynamically switch between the following three modes:

- Up to four 18-bit independent multipliers
- Up to two 18-bit multiplier-accumulators
- One 36-bit multiplier

HardCopy II DSP implementation does not support dynamic switching. If this feature is used, the Quartus II software flags the DSP implementation and does not allow you to migrate the design. The fitter reports that all HardCopy II devices are not compatible with the design. To migrate your Stratix II design to a HardCopy II companion device, disable dynamic switching in the DSP blocks.

The total number of DSP blocks is dependent on the Stratix II device selected. HardCopy II devices will match the available DSP block resources in the Stratix II device. Table 8–20 lists available DSP implementations based on the selected Stratix II device.

Table 8–2	Table 8–20. DSP Multiplier Availability for Stratix II and HardCopy II Companion Devices (Part 1 of 2)											
Stratix II	HC210			HC220			HC230			HC240		
Device	9×9	18 × 18	36 × 36	9×9	18 × 18	36 × 36	9×9	18 × 18	36 × 36	9×9	18 × 18	36 × 36
EP2S30	128	64	16									
EP2S60	288	144	36	288	144	36						
EP2S90 (1)	384	192	48	384	192	48	384	192	48			
EP2S130 (1)				504	252	63	504	252	63			

Table 8-2	Table 8–20. DSP Multiplier Availability for Stratix II and HardCopy II Companion Devices (Part 2 of 2)											
Stratix II	HC210			HC220			HC230			HC240		
Device	9×9	18 × 18	36 × 36	9×9	18 × 18	36 × 36	9×9	18 × 18	36 × 36	9×9	18 × 18	36 × 36
EP2S180 (1)							768	384	96	768	384	96

Note to Table 8-20:

(1) If these Stratix II devices are selected with smaller HardCopy II companion devices, all Stratix II DSP resources may not be available if all the Stratix II ALM blocks are used and fully utilized. Quartus II will determine available resources for DSP and ALM implementation when compiling with HardCopy II devices.

Figure 8–8 shows an example of a Stratix II DSP block that uses only 1 of 8 available 9  $\times$  9 multiplier blocks and an accumulator block to implement an 8  $\times$  8 bit multiplication function with clock latency. When this DSP block is implemented in the HardCopy II design, the Quartus II Compiler chooses the appropriate entry from the macro library to implement the 9  $\times$  9 multiplier and accumulator block which results in an optimized logic utilization and placement flexibility.

Figure 8-8. HardCopy II Floorplan of 8 × 8 DSP Block

Figure 8–9 shows Quartus II floor plans of a Stratix II DSP block on the left and a HardCopy II DSP implementation on the right, both configured with an  $18 \times 18$  multiply with accumulate function. In the HardCopy II implementation, the Quartus II software selected the appropriate DSP logic implementation from the macro library which results in an optimal utilization of the HardCopy II device's HCells. The unused sections of the Stratix II DSP block remain powered up, but these are not implemented in the HardCopy II device. Unused logic in HardCopy II devices are powered down.

Figure 8-9. HardCopy II Floorplan of 18 x 18 DSP Block

## JTAG BST and Extended Functions

HardCopy II devices support the same boundary-scan test (BST) functionality as the Stratix II devices. However, since HardCopy II devices are mask-programmed, no reconfiguration is possible. Therefore, HardCopy II devices do not support instructions to reconfigure the device through the JTAG pins. For a list of supported features and instruction codes, refer to the *Boundary-Scan Support* chapter of the *HardCopy Series Handbook*.

One Stratix II feature utilizing JTAG pins is the Signal Tap II embedded logic analyzer (ELA). HardCopy II devices support the JTAG ELA feature. However, designing with this feature will use additional resources and may reduce peak performance in Stratix II and

HardCopy II devices. Unlike Stratix II devices, where this feature can be eliminated prior to compiling a final version of the design, HardCopy II devices are masked programmed and this feature will remain permanent in the HardCopy II device. Therefore, if the design requires optimal performance and resource utilization, Altera recommends using this feature on the Stratix II prototype device, but eliminating it prior to recompiling the design for a HardCopy II device.

# Power Up and Configuration Compatibility

When designing a board with a Stratix II prototype device and its companion HardCopy II device, most configuration pins required by the Stratix II device are not required by the HardCopy II device. To maximize I/O pin counts with HardCopy II device utilization, Altera recommends minimizing power up and configuration pins that will not carry over from a Stratix II device into a HardCopy II device. Table 8–21 lists the dedicated and optional configuration pins that a Stratix II device can use and if their optional functionality is used on a HardCopy II device.

If the HardCopy II device can use the pin's optional function found in Stratix II devices, the Quartus II software allows you to set these pins as dual purpose pins. As dual purpose pins, they have I/O functionality after power up, reconfiguration and initialization. These pins will only switch to their I/O designation when the device enters user mode (when INIT\_DONE is asserted). The design may require that some signals be present when the device transitions into user mode, so you should not use dual purpose pins because it may result in unstable operation after power up for both the HardCopy II and the Stratix II devices.

Table 8–21. Power Up and Configuration Pin Compatibility (Part 1 of 3)					
Stratix II Pin Name			HardCop	py II Use	
Main Function	Optional Function	I/O Bank	Main Function	Optional Function	
MSEL3		B4			
MSEL2		B4			
MSEL1		B4			
MSEL0		B4			
VCCSEL		B8	✓	✓	
nCONFIG		B8	✓	✓	
nSTATUS		В3	✓	✓	
CONF_DONE		В3	<b>✓</b>	<b>✓</b>	
nCE		В3	✓	✓	

Stratix II Pin Name			HardCopy	HardCopy II Use	
Main Function	Optional Function	I/O Bank	Main Function	Optional Function	
nCEO		B7	<b>✓</b>	✓	
PORSEL		B7	<b>✓</b>	✓	
nIO_PULLUP		B7	✓	✓	
PLL_ENA		B7	<b>✓</b>	✓	
I/O pin	CLKUSR	B8	✓		
I/O pin	DEV_OE	B8	<b>✓</b>	<b>✓</b>	
I/O pin	DEV_CLRn	B8	<b>✓</b>	<b>✓</b>	
I/O pin	INIT_DONE	В3	✓	✓	
DCLK		В3	<b>✓</b>		
I/O pin	DATA0	В3	<b>✓</b>		
I/O pin	DATA1	В3	<b>✓</b>		
I/O pin	DATA2	В3	<b>✓</b>		
I/O pin	DATA3	В3	<b>✓</b>		
I/O pin	DATA4	В3	<b>✓</b>		
I/O pin	DATA5	В3	<b>✓</b>		
I/O pin	DATA6	В3	<b>✓</b>		
I/O pin	DATA7	В3	<b>✓</b>		
I/O pin	RDYnBSY	В3	<b>✓</b>		
I/O pin	CRC_ERROR	В3	<b>✓</b>		
I/O pin	CS	B8	<b>✓</b>		
I/O pin	nCS	B8	<b>✓</b>		
I/O pin	nRS	B8	<b>✓</b>		
I/O pin	nWS	B8	<b>✓</b>		
I/O pin	RUnLU	B8	<b>✓</b>		
I/O pin	PGM2	В3	<b>✓</b>		
I/O pin	PGM1	В3	<b>✓</b>		
I/O pin	PGM0	В3	<b>✓</b>		

Table 8–21. Power Up and Configuration Pin Compatibility (Part 3 of 3)				
Stratix II Pin Name			HardCopy II Use	
Main Function	Optional Function	I/O Bank	Main Function	Optional Function
I/O pin	ASDO	B3	<b>✓</b>	
I/O pin	nCSO	B3	<b>✓</b>	

Most optional configuration pins listed in Table 8–21 support the various configuration schemes available in Stratix II FPGAs. Parallel programming and remote update configuration modes utilize most of the pins in Table 8–21. HardCopy II devices are not configurable and do not support the Configuration Emulation mode. Therefore, Altera recommends that you minimize the configuration pin requirements of the Stratix II design; for example, by using the Passive Serial configuration mode.

If some of these dual-purpose pins are needed to configure the Stratix II FPGA, but will be unused after configuration, these pins will be completely unused on the HardCopy II device. Therefore, when migrating from the Stratix II device to the HardCopy II device, care must be taken when designing these pins on board. The removal of the Stratix II device and its corresponding configuration device may leave these pins floating on the HardCopy II device if such pins are assigned as inputs by the user, without any external means of driving them to a stable level. When selecting a Stratix II device and its device options, consider the after-configuration requirements of these pins and set them appropriately in the Quartus II software (Figure 8–10).




Figure 8-10. Device and Pin Options



For more information about HardCopy II power-up modes, refer to the *Power-Up Modes and Configuration Emulation in HardCopy Series Devices* chapter of the *HardCopy Series Handbook*.

#### Conclusion

HardCopy II devices provide a seamless migration path for Stratix II devices and supports the PLL, memory, logic, and I/O features offered on a Stratix II device. The HardCopy II device architecture also allows you to use a wide range of Stratix II devices for prototyping. HardCopy II devices offer pin-to-pin compatibility with Stratix II FPGAs, making HardCopy II devices drop-in replacements on systems designed with the Quartus II software and using Stratix II and HardCopy II companion devices. Use the Quartus II software to compile designs and determine available resources to guarantee fit and feature compatibility for Stratix II and HardCopy II companion devices.

### More Information

For more information on migrating Stratix II designs to HardCopy II devices, Refer to the following sources:

- HardCopy II Device Family Data Sheet in the HardCopy Series Handbook
- Quartus II Support for HardCopy II Devices
- Power-Up Modes and Configuration Emulation in HardCopy Series Devices chapter in the HardCopy Series Handbook

## Document Revision History

Table 8–22 shows the revision history for this chapter.

Table 8–22. Document Revision History		
Date and Document Version	Changes Made	Summary of Changes
September 2008, v1.4	Updated chapter number and metadata.	_
June 2007 v1.3	Changed "8K x 64" to "16K x 36" in Table 8–17.	_
	Completed typographical updates.	_
December 2006 v1.2	Added revision history.	_
March 2006	Formerly chapter 19; no content change.	_
October 2005 v1.1	Minor edits	_
May 2005 v1.0	Added document to the HardCopy Series Handbook.	_



# HardCopy II Device Handbook, Volume 2



101 Innovation Drive San Jose, CA 95134 www.altera.com

Copyright © 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. Mentor Graphics and ModelSim are registered trademarks of Mentor Graphics Corporation. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ii Altera Corporation

I.S. EN ISO 9001

# **Contents**



Chapter Revision Dates	vii
About this Handbook  How to Contact Altera  Typographic Conventions	ix
Section I. General HardCopy Series Design Consideration Revision History	
Kev Isloit I listory	1–1
Chapter 1. Design Guidelines for HardCopy Series Devices	
Introduction	1_1
Design Assistant Tool	
Asynchronous Clock Domains	
Transferring Data between Two Asynchronous Clock Domains	
Gated Clocks	
Preferred Clock Gating Circuit	
Alternative Clock Gating Circuits	
Inverted Clocks	1–11
Clocks Driving Non-Clock Pins	
Clock Signals Should Use Dedicated Clock Resources	1–13
Mixing Clock Edges	
Combinational Loops	
Intentional Delays	
Ripple Counters	
Pulse Generators	
Combinational Oscillator Circuits	
Reset Circuitry	
Gated Reset	
Asynchronous Reset Synchronization	
Synchronizing Reset Signals Across Clock Domains	
Asynchronous RAM	
Conclusion	
Document Revision History	1–31
Chapter 2. Power-Up Modes and Configuration Emulation in HardCopy S	eries Devices
Introduction	
HardCopy Power-Up Options	
Instant On Options	

**Altera Corporation** 

Power-Up Options Summary When Designing With HardCopy Series Devices  Power-Up Option Selection and Examples	2_15
1 Ower-Op Option Selection and Examples	
Replacing One FPGA With One HardCopy Series Device	
Replacing One or More FPGAs With One or More HardCopy Series Devices in a N	
Device Configuration Chain	
Replacing all FPGAs with HardCopy Series Devices in a Multiple-Device Configura	
1 0 17	
FPGA to HardCopy Configuration Migration Examples	2–21
HardCopy Series Device Replacing a Stand-Alone FPGA	
HardCopy Series Device Replacing an FPGA in a Cascaded Configuration Chain	
HardCopy Series Device Replacing an FPGA Configured Using a Microprocessor	
HardCopy Stratix Device Replacing FPGA Configured in a JTAG Chain	
HardCopy II Device Replacing Stratix II Device Configured With a Microprocesso	
Conclusion	
Document Revision History	
Section II. HardCopy Design Center Migration Process	
Revision History	2–1
Chapter 3. Back-End Design Flow for HardCopy Series Devices	
Introduction	
HardCopy II Back-End Design Flow	
Device Netlist Generation	
Design for Testability Insertion	
or	
Clock Tree and Global Signal Insertion	3–3
Formal Verification of the Processed Netlist	3–3 3–3
Formal Verification of the Processed Netlist	3–3 3–3 3–3
Formal Verification of the Processed Netlist	3–3 3–3 3–3 3–4
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification	
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff	
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow	
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation	3-3 3-3 3-3 3-4 3-4 3-4 3-5 3-5
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit	3-3 3-3 3-4 3-4 3-4 3-5 3-6
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement	
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation	3-3 3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-6
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing	3-3 3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-6 3-7
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing Extracted Delay Calculation	3-3 3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-7 3-7
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing Extracted Delay Calculation Static Timing Analysis and Timing Closure	3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-7 3-7 3-7
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing Extracted Delay Calculation Static Timing Analysis and Timing Closure Formal Verification	3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-7 3-7 3-7 3-7
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing Extracted Delay Calculation Static Timing Analysis and Timing Closure Formal Verification Physical Verification	3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-7 3-7 3-7 3-7 3-8 3-8
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing Extracted Delay Calculation Static Timing Analysis and Timing Closure Formal Verification Physical Verification Manufacturing	3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-7 3-7 3-7 3-8 3-8 3-8
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing Extracted Delay Calculation Static Timing Analysis and Timing Closure Formal Verification Physical Verification Manufacturing Testing	3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-7 3-7 3-7 3-8 3-8 3-8
Formal Verification of the Processed Netlist Timing and Signal Integrity Driven Place and Route Parasitic Extraction and Timing Analysis Layout Verification Design Signoff HardCopy Stratix and HardCopy APEX Migration Flow Netlist Generation Testability Audit Placement Test Vector Generation Routing Extracted Delay Calculation Static Timing Analysis and Timing Closure Formal Verification Physical Verification Manufacturing	3-3 3-3 3-4 3-4 3-5 3-6 3-6 3-7 3-7 3-7 3-8 3-8 3-8

iv Altera Corporation

Document Revision History	3–12
Chapter 4. Back-End Timing Closure for HardCopy Series De	vices
Introduction	
Timing Analysis of HardCopy Prototype Device	
Cell Structure	4–2
HardCopy II	4–2
HardCopy Stratix, HardCopy APEX	
Clock Tree Structure	4–3
HardCopy II	
HardCopy Stratix	
HardCopy APEX	4–3
Importance of Timing Constraints	
Correcting Timing Violations	4–4
Hold-Time Violations	
Setup-Time Violations	
Timing ECOs	
Conclusion	
Document Revision History	

Altera Corporation v

vi Altera Corporation



# **Chapter Revision Dates**

The chapters in this book, *HardCopy Series Handbook, Volume 1*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1. Design Guidelines for HardCopy Series Devices

Revised: September 2008 Part number: H51011-3.4

Chapter 2. Power-Up Modes and Configuration Emulation in HardCopy Series Devices

Revised: September 2008 Part number: H51012-2.5

Chapter 3. Back-End Design Flow for HardCopy Series Devices

Revised: September 2008 Part number: H51019-1.4

Chapter 4. Back-End Timing Closure for HardCopy Series Devices

Revised: September 2008 Part number: H51013-2.4

Altera Corporation vii

viii Altera Corporation



# **About this Handbook**

This handbook provides comprehensive information about the Altera® HardCopy® devices.

### How to Contact Altera

For the most up-to-date information about Altera products, refer to the following table.

Contact	Contact Method	Address
Technical support	Website	www.altera.com/support/
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Altera literature services	Email	literature@altera.com
Non-technical (General)	Email	nacomp@altera.com
(SoftwareLicensing)	Email	authorization@altera.com

#### Note to table:

(1) You can also contact your local Altera sales office or sales representative.

# Typographic Conventions

This document uses the typographic conventions shown below.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <b>Save As</b> dialog box.
bold type	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: $f_{MAX}$ , $\qed{q}$ directory, $\qed{d}$ : drive, $\qed{c}$ drive, $\qed{c}$ drive, $\qed{c}$ file.
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: AN 75: High-Speed Board Design.

Altera Corporation ix

Visual Cue	Meaning
Italic type	Internal timing parameters and variables are shown in italic type. Examples: $t_{PIA}$ , $n+1$ .
	Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <file name="">, <project name="">.pof file.</project></file>
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.
"Subheading" Title"	References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."
Courier type	Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn.
	Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.
•••	Bullets are used in a list of items when the sequence of the items is not important.
✓	The checkmark indicates a procedure that consists of one step only.
	The hand points to information that requires special attention.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or the user's work.
A	A warning calls attention to a condition or possible situation that can cause injury to the user.
4	The angled arrow indicates you should press the Enter key.
	The feet direct you to more information on a particular topic.

x Altera Corporation



# **Section I. General HardCopy Series Design Considerations**

This section provides information about hardware design considerations for  $HardCopy^{@}$  II devices.

This section contains the following:

- Chapter 1, Design Guidelines for HardCopy Series Devices
- Chapter 2, Power-Up Modes and Configuration Emulation in HardCopy Series Devices

#### **Revision History**

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.

Altera Corporation Section I-1

Section I–2 Altera Corporation



# 1. Design Guidelines for HardCopy Series Devices

H51011-3.4

#### Introduction

HardCopy® series devices provide dramatic cost savings, performance improvement, and reduced power consumption over their programmable counterparts. In order to ensure the smoothest possible transfer from the FPGA device to the equivalent HardCopy series device, you must meet certain design rules while the FPGA implementation is still in progress. A design that meets standard, accepted coding styles for FPGAs, adheres easier to recommended guidelines. This chapter describes some common situations that you should avoid. It also provides alternatives on how to design in these situations.

# Design Assistant Tool

The Design Assistant tool in the Quartus® II software allows you to check for any potential design problems early in the design process. The Design Assistant is a design-rule checking tool that checks the compiled design for adherence to Altera® recommended design guidelines. It provides a summary of the violated rules that exist in a design together with explicit details of each violation instance. You can customize the set of rules that the tool checks to allow some rule violations in your design. This is useful if it is known that the design violates a particular rule that is not critical. However, for HardCopy design, you must enable all of the Design Assistant rules. All Design Assistant rules are enabled and run by default in the Quartus II software when using the HardCopy Timing Optimization Wizard in the HardCopy Utilities (Project menu). The HardCopy Advisor in the Quartus II software also checks to see if the Design Assistant is enabled.

The Design Assistant classifies messages using the four severity levels described in Table 1–1.

Table 1–1. Design Assistant Message Severity Levels (Part 1 of 2)		
Severity Level	Description	
Critical	The rule violation described in the message critically affects the reliability of the design. Altera cannot migrate the design successfully to a HardCopy device without closely reviewing these violations.	
High	The rule violation described in the message affects the reliability of the design. Altera must review the violation before the design is migrated to a HardCopy device.	


Table 1–1. Design Assistant Message Severity Levels (Part 2 of 2)		
Severity Level Description		
Medium	The rule violation described in the message may result in implementation complexity. The violation may impact the schedule or effort required to migrate the design to a HardCopy series device.	
Information only	The message contains information regarding a design rule.	

A design that adheres to Altera recommended design guidelines does not produce any critical, high, or medium level Design Assistant messages. If the Design Assistant generates these kinds of messages, Altera's HardCopy Design Center (which performs the migration) carefully reviews each message before considering implementing the FPGA design into a HardCopy design. After reviewing these messages with your design team, Altera may be able to implement the design in a HardCopy device. Informational messages are primarily for the benefit of the Altera HardCopy Design Center and are used to gather information about your design for the migration process from FPGA prototype to HardCopy production device.

#### Asynchronous Clock Domains

A design contains several clock sources, each driving a subsection of the design. A design subsection, driven by a single clock source is called a clock domain. The frequency and phase of each clock source can be different from the rest.

The timing diagram in Figure 1–1 shows two free-running clocks used to describe the nature of asynchronous clock domains. If the two clock signals do not have a synchronous, or fixed, relationship, they are asynchronous to each other. An example of asynchronous signals are two clock signals running at frequencies that have no obvious harmonic relationship.



In Figure 1–1, the clka signal is defined with a rising edge at 0.0 ns, a falling edge at 50 ns, and the next rising edge at 100 ns  $(1/10 \, \text{MHz} = 100 \, \text{ns})$ . Subsequent rising edges of clka are at  $200 \, \text{ns}$ ,  $300 \, \text{ns}$ ,  $400 \, \text{ns}$ , and so on.

The clkb signal is defined with a rising edge at 0.0 ns, a falling edge at 38.45 ns, and the next rising edge at 76.9 ns. The subsequent rising edges of clkb are at 153.8 ns, 230.7 ns, 307.6 ns, 384.5 ns, and so on.

Not until the thousandth clock edge of clkb ( $1000 \times 76.9 = 76,900 \text{ ns}$ ) or the 7,690th clock edge of clka ( $7,690 \times 100 = 769,000 \text{ ns}$ ), does clka and clkb have coincident edges. It is very unlikely that these two clocks are intended to synchronize with each other every 76,900 ns, so these two clock domains are considered asynchronous to each other.

A more subtle case of asynchronous clock domains occurs when two clock domains have a very obvious frequency and phase relationship, especially when one is a multiple of the other. Consider a system with clocks running at 100 MHz and 50 MHz. The edges of one of these clocks are always a fixed distance away, in time, from the edges of the other clock. In this case, the clock domains may or may not be asynchronous, depending on what your original intention was regarding the interactions of these two clock domains.

Similarly, two clocks running at the same nominal frequency may be asynchronous to each other if there is no synchronization mechanism between them. For example, two crystal oscillators, each running at 100 MHz on a PC board, have some frequency variations due to temperature fluctuations, and this may be different for each oscillator. This results in the two independent clock signals drifting in and out of phase with each other.

#### Transferring Data between Two Asynchronous Clock Domains

If two asynchronous clock domains need to communicate with each other, you need to consider how to reliably perform this operation. The following three examples shows how to transfer data between two asynchronous clock domains:


- Using a double synchronizer
- Using a first-in first-out (FIFO) buffer
- Using a handshake protocol

The choice of which to use depends on the particular application, the number of asynchronous signals crossing clock boundaries, and the resources available to perform the cross-domain transfers.

#### Using a Double Synchronizer for Single-Bit Data Transfer

Figure 1–2 shows a double synchronizer for single-bit data transfer consisting of a 2-bit shift register structure clocked by the receiving clock. The second stage of the shift register reduces the probability of metastability (unknown state) on the data output from the first register propagating through to the output of the second register. The data from the transmitting clock domain should come directly from a register. This technique is recommended only if single-data signals (for example, non-data buses) need to be transferred across clock domains. This is because it is possible that some bits of a data bus are captured in one clock cycle while other bits get captured in the next. More than two stages of the synchronizer circuit can be used at the expense of increased latency. The benefit of more stages is that the mean time between failures (MTBF) is increased with each additional stage.


Figure 1-2. A Double Synchronizer Circuit



#### Using a FIFO Buffer

The advantage of using a FIFO buffer, shown in Figure 1–3, is that Altera's MegaWizard® Plug-In Manager makes it very easy to design a FIFO buffer. A FIFO buffer is useful when you need to transfer a data bus signal across an asynchronous clock domain, and it is beneficial to temporary storage of this data. A FIFO buffer circuit should not generate any Design Assistant warnings unless an asynchronous clear is used in the circuit. An asynchronous clear in the FIFO buffer circuit results in a warning stating that a reset signal generated in one clock domain. This occurs because a dual-clock FIFO megafunction only has one aclr pin to reset the entire FIFO buffer circuit. You cannot remove this warning in the case of a dual-clock FIFO buffer circuit. As a safeguard, Altera recommends using a reset signal that is synchronous to the clock domain of the write side of the FIFO buffer circuit.

Figure 1-3. A FIFO Buffer



#### Using a Handshake Protocol

A handshake protocol circuit uses a small quantity of logic cells to implement and guarantee that all bits of a data bus crossing asynchronous clock domains are registered by the same clock edge in the receiving clock domain. This circuit, shown in Figure 1–4, is best used in cases where there is no memory available to be used as FIFO buffers, and the design has many data buses to transfer between clock domains.






Figure 1–4. A Handshake Protocol Circuit

This circuit is initiated by a data ready signal going high in the transmitting clock domain tx\_clk. This is clocked into the data ready sampling registers and causes the Ready\_Status signal to go high. The Data Ready signal must be long enough in duration so that it is successfully sampled in the receiver domain. This is important if the rx\_clk signal is slower than tx\_clk.

At this point, the receiving clock domain <code>rx\_clk</code> can read the data from the transmitting clock domain <code>tx\_clk</code>. After this read operation has finished, the receiving clock domain <code>(rx\_clk)</code> generates a synchronous <code>Read\_Ack</code> signal, which gets registered by the read acknowledge register. This registered signal is sampled by the <code>Read\_Ack</code> sampling circuit in the transmitter domain. The <code>Read\_Ack</code> signal must be long enough in duration so that it is successfully sampled in the transmitter domain. This is important if the transmitter clock is slower than the receiver clock. After this event, the data transfer between the two asynchronous domains is complete, as shown by the timing diagram in Figure 1–5.





#### **Gated Clocks**


Clock gating is sometimes used to "turn off" parts of a circuit to reduce the total power consumption of a device. The gated clock signal prevents any of the logic driven by it from switching so the logic does not consume any power. This works best if the gating is done at the root of the clock tree. If the clock is gated at the leaf-cell level (for example, immediately before the input to the register), the device does not save much power because the whole clock network still toggles. The disadvantage in using this type of circuit is that it can lead to unexpected glitches on the resultant gated clock signal if certain rules are not adhered to. Rules are provided in the following subsections:

- Preferred Clock Gating Circuit
- Alternative Clock Gating Circuits
- Inverted Clocks
- Clocks Driving Non-Clock Pins
- Clock Signals Should Use Dedicated Clock Resources
- Mixing Clock Edges

#### **Preferred Clock Gating Circuit**

The preferred way to gate a clock signal is to use a purely synchronous circuit, as shown in Figure 1–6. In this implementation, the clock is not gated at all. Rather, the data signal into a register is gated. This circuit is sometimes represented as a register with a clock enable (CE) pin. This circuit is not sensitive to any glitches on the gate signal, so it gets generated directly from a register or any complex combinational function. The constraints on the gate or clock enable signal are exactly the same as those on the 'd' input of the gating multiplexer. Both of these signals must meet the setup and hold times of the register that they feed into.

Figure 1-6. Preferred Clock-Gating Circuit



This circuit only takes a few lines of VHDL or Verilog hardware description language (HDL) to describe.

The following is a VHDL code fragment for a synchronous clock gating circuit.

```
architecture rtl of vhdl_enable is
begin
  process (rst, clk)
  begin
  if (rst = '0') then
       q <= '0';
  elsif clk'event and clk = '1' then
       if (gate = '1') then
            q <= d;
       end if;
  end process;
end rtl;</pre>
```

The following is a Verilog HDL code fragment for a synchronous clock gating circuit.

```
always @ (posedge clk or negedge rst)
    begin
    if (!rst)
        q <= 1'b0;
    else if (gate)
        q <= d;
    else
        q <= q;
end</pre>
```


#### **Alternative Clock Gating Circuits**

If a clock gating circuit is absolutely necessary in the design, one of the following two circuits may also be used. The Design Assistant does not flag a violation for these circuits.

#### Clock Gating Circuit Using an AND Gate


Designs can use a two-input AND gate for a gated clock signal that feeds into positive-edge-triggered registers. One input to the AND gate is the original clock signal. The other input to the AND gate is the gating signal, which should be driven directly from a register clocked by the negative edge of the same original clock signal. Figure 1–7 shows this type of circuit.

Figure 1-7. Clock Gating Circuit Using an AND Gate



Because the register that generates the gate signal is triggered off of the negative edge of the same clock, the effect of using both edges of the same clock in the design should be considered. The timing diagram in Figure 1–8 shows the operation of this circuit. The gate signal occurs after the negative edge of the clock and comes directly from a register. The logical AND of this gate signal, with the original un-inverted clock, generates a clean clock signal.

Figure 1–8. Timing Diagram for Clock Gating Circuit Using an AND Gate




If the delay between the register that generates the gate signal and the gate input to the AND gate is greater than the low period of the clock, (one half of the clock period for a 50% duty cycle clock), the clock pulse width is narrowed.

#### Clock Gating Circuit Using an OR Gate


Use a two-input OR gate for a gated clock signal that feeds into a negative-edge-triggered register. One input to the OR gate is the original clock signal. The other input to the OR gate is the gating signal, which should be driven directly from a register clocked by the positive edge of the same original clock signal. Figure 1–9 shows this circuit.

Figure 1-9. Clock Gating Circuit Using an OR Gate



Because the register that generates the gate signal is triggered off the positive edge of the same clock, you need to consider the effect of using both edges of the same clock in your design. The timing diagram in Figure 1–10 shows the operation of this circuit. The gate signal occurs after the positive edge of the clock, and comes directly from a register. The logical OR of this gate signal with the original, un-inverted clock generates a clean clock signal. This clean, gated clock signal should only feed registers that use the negative edge of the same clock.

Figure 1–10. Timing Diagram for Clock Gating Circuit Using an OR Gate



If the delay between the register that generates the gate signal and the gate input to the AND gate is greater than the low period of the clock, (one half of the clock period for a 50% duty cycle clock), the clock pulse width is narrowed.



Altera recommends using a synchronous clock gating circuit because it is the only way to guarantee the duty cycle of the clock and to align the clock to the data.


#### **Inverted Clocks**

A design may require both the positive edge and negative edge of a clock, as shown in Figure 1–11. In Altera FPGAs, each logic element (LE) has a programmable clock inversion feature. Use this feature to generate an inverted clock.



Do not instantiate a LE look-up-table (LUT) configured as an inverter to generate the inverted clock signal.

Figure 1–11. An LE LUT Configured as an Inverter



Using a LUT to perform the clock inversion may lead to a clock insertion delay and skew, which poses a significant challenge to timing closure of the design. It also consumes more device resources than are necessary. Refer to "Mixing Clock Edges" on page 1–14 for more information on this topic.



Do not generate schematics or register transfer level (RTL) code that instantiates LEs used to invert clocks. Instead, let the synthesis tool decide on the implementation of inverted clocks.

#### **Clocks Driving Non-Clock Pins**


As a general guideline, clock sources should only be used to drive the register clock pins. There are exceptions to this rule, but every effort should be taken to minimize these exceptions or remove them altogether.

One category of exception is for various gated clocks, which are described in "Preferred Clock Gating Circuit" on page 1–7.

You should avoid another exception, when possible, in which you use a clock multiplexer circuit to select one clock from a number of different clock sources, to drive non-clock pins. This type of circuit introduces

complexity into the static timing analysis of HardCopy and FPGA implementations. For example, as shown in Figure 1–12, in order to investigate the timing of the <code>sel\_clk</code> clock signal, it is necessary to make a clock assignment on the multiplexer output pin, which has a specific name. This name may change during the course of the design unless you preserve the node name in the Quartus II software settings. Refer to the Quartus II Help for more information on preserving node names.

Figure 1–12. A Circuit Showing a Multiplexer Implemented in a LUT



In the FPGA, a clock multiplexing circuit is built out of one or more LUTs, and the resulting multiplexer output clock may possibly no longer use one of the dedicated clock resources. Consequently, the skew and insertion delay of this multiplexed clock is potentially large, adversely impacting performance. The Quartus II Design Assistant traces clocks to their destination and, if it encounters a combinational gate, it issues a gated clock warning.

If the design requires this type of functionality, ensure that the multiplexer output drives one of the global routing resources in the FPGA. For example, this output should drive a fast line in an APEX $^{\text{TM}}$  20KE device, or a global or regional clock in a Stratix $^{\text{\$}}$  or Stratix II device.

#### Enhanced PLL Clock Switchover

Clock source multiplexing can be done using the enhanced PLL clock switchover feature in Stratix and Stratix II FPGAs, and in HardCopy Stratix and HardCopy II structured ASICs. The clock switchover feature allows multiple clock sources to be used as the reference clock of the enhanced PLL. The clock source switchover can be controlled by an input pin or internal logic. This generally eliminates the need for routing a multiplexed clock signal out to a board trace and bringing it back into the device, as shown in Figure 1–13.

Routing a multiplexed clock signal, as shown in Figure 1–13, is only intended for APEX 20K FPGA and HardCopy APEX devices. This alternative to a clock multiplexing circuit ensures that a global clock resource is used to distribute the clock signal over the entire device by

routing the multiplexed clock signal to a primary output pin. Outside of the device, this output pin then drives one of the dedicated clock inputs of the same device, possibly through a phase-locked loop (PLL) to reduce the clock insertion delay. Although there is a large delay through the multiplexing circuit and external board trace, the resulting clock skew is very small because the design uses the dedicated clock resource for the selected clock signal. The advantage that this circuit has over the other implementations is that the timing analysis becomes very simple, with only a single-clock domain to analyze, whose source is a primary input pin to the APEX 20K FPGA or HardCopy APEX device.




Figure 1–13. Routing a Multiplexed Clock Signal to a Primary Output Pin

#### **Clock Signals Should Use Dedicated Clock Resources**

All clock signals in a design should be assigned to the global clock networks that exist in the target FPGA. Clock signals that are mapped to use non-dedicated clock networks can negatively affect the performance of the design. This is because the clock must be distributed using regular FPGA routing resources, which can be slower and have a larger skew than the dedicated clock networks. If your design has more clocks than are available in the target FPGA, you should consider reducing the number of clocks, so that only dedicated clock resources are used in the FPGA for clock distribution. If you need to exceed the number of dedicated clock resources, implement the clock with the lowest fan-out with regular (non-clock network) routing resources. Give priority to the fastest clock signals when deciding how to allocate dedicated clock resources.

In the Quartus II software, you can use the **Global Signal Logic** option to specify that a clock signal is a global signal. You can also use the auto **Global Clock Logic** option to allow the Fitter to automatically choose clock signals as global signals.



Altera recommends using the FPGA's built-in clock networks because they are pre-routed for low skew and for short insertion delay.

#### Mixing Clock Edges

You can use both edges of a single clock in a design. An example where both edges of a clock must be used in order to get the desired functionality is with a double data rate (DDR) memory interface. In Stratix II, Stratix, HardCopy II, and HardCopy Stratix devices, this interface logic is built into the I/O cell of the device, and rigorous simulation and characterization is performed on this interface to ensure its robustness. Consequently, this circuitry is an exception to the rule of using both edges of a clock. However, for general data transfers using generic logic resources, the design should only use a single edge of the clock. A circuit needs to use both edges of a single clock, then the duty cycle of the clock has to be accurately described to the Static Timing Analysis tool, otherwise inaccurate timing analysis could result. Figure 1–14 shows two clock waveforms. One has a 50% duty-cycle, the other has a 10% duty cycle.





Figure 1–15 shows a circuit that uses only the positive edge of the clock. The distance between successive positive clock edges is always the same; for example, the clock period. For this circuit, the duty cycle of the clock has no effect on the performance of the circuit.

Figure 1-15. Circuit Using the Positive Edge of a Clock








Figure 1–16 shows a circuit that used the positive clock edge to launch data and the negative clock edge to capture this data. Since this particular clock has a 10% duty cycle, the amount of time between the launch edge and capture edge is small. This small gap makes it difficult for the synthesis tool to optimize the cloud of logic so that no setup-time violations occur at the capture register.

Figure 1–16. Circuit Using the Positive and Negative Edges of a Clock



If you design a circuit that uses both clock edges, you could get the Design Assistant warning "Registers are Triggered by Different Edges of Same Clock." You do not get this warning under the following conditions:


- If the opposite clock edge is used in a clock gating circuit
- A double data rate memory interface circuit is used



# Combinational Loops


A combinational loop exists (Figure 1–17) if the output of a logic gate (or gates) feeds back to the input of the same gate without first encountering a register. A design should not contain any combinational loops.

Figure 1-17. A Circuit Using a Combinational Loop



It is also possible to generate a combinational loop using a register (Figure 1–18) if the register output pin drives the reset pin of the same register.

Figure 1–18. Generation of a Combinational Loop Using a Register



The timing diagram for this circuit is shown in Figure 1–19. When a logic 1 value on the register D input is clocked in, the logic 1 value appears on the Q output pin after the rising clock edge. The same clock event causes the QN output pin to go low, which in turn, causes the

register to be reset through RN. The Q register output consequently goes low. This circuit may not operate if there isn't sufficient delay in the QN-to-RN path, and is not recommended.




Figure 1–19. Timing Diagram for the Circuit Shown in Figure 1–18

Combinational feedback loops are either intentionally or unintentionally introduced into a design. Intentional feedback loops are typically introduced in the form of instantiated latches. An instantiated latch is an example of a combinational feedback loop in Altera FPGAs because its function has to be built out of a LUT, and there are no latch primitives in the FPGA logic fabric. Unintentional combinational feedback loops usually exist due to partially specified IF-THEN or CASE constructs in the register transfer level (RTL). The Design Assistant checks your design for these circuit structures. If any are discovered, you should investigate and implement a fix to your RTL to remove unintended latches, or redesign the circuit so that no latch instantiation is required. In Altera FPGAs, many registers are available, so there should never be any need to use a latch.

Combinational loops can cause significant stability and reliability problems in a design because the behavior of a combinational loop often depends on the relative propagation delays of the loop's logic. This combinational loop circuit structure behaves differently under different operation conditions. A combinational loop is asynchronous in nature, and EDA tools operate best with synchronous circuits.

A storage element such as a level-sensitive latch or an edge-triggered register has particular timing checks associated with it. For example, there is a setup-and-hold requirement for the data input of an edge-triggered register. Similarly, there is also a setup-and-hold timing requirement for the data to be stable in a transparent latch when the gate signal turns the latch from transparent to opaque. When latches are built

out of combinational gates, these timing checks do not exist, so the static timing analysis tool is not able to perform the necessary checks on these latch circuits.



Check your design for intentional and unintentional combinational loops, and remove them.


## Intentional Delays

Altera does not recommend instantiating a cell that does not benefit a design. This type of cell only delays the signal. For a synchronous circuit that uses a dedicated clock in the FPGA (Figure 1–20), this delay cell is not needed. In an ASIC, a delay cell is used to fix hold-time violations that occur due to the clock skew between two registers, being larger than the data path delay between those same two registers. The FPGA is designed with the clock skew and the clock-to-Q time of the FPGA registers in mind, to ensure that there is no need for a delay cell.

Figure 1–20 shows two versions of the same shift registers. Both circuits operate identically. The first version has a delay cell, possibly implemented using a LUT, in the data path from the Q output of the first register to the D input of the second register. The function of the delay cell is a non-inverting buffer. The second version of this circuit also shows a shift register function, but there is no delay cell in the data path. Both circuits operate identically.


Figure 1–20. Shift Register With and Without an Intentional Delay

# Circuit With Delay DFF D Q D CK D CK D CK



If delay chains exist in a design, they are possibly symptomatic of an asynchronous circuit. One such case is shown in the circuit in Figure 1–21. This circuit relies on the delay between two inputs of an AND gate to generate a pulse on the AND gate output. The pulse may or may not be generated, depending on the shape of the waveform on the A input pin.

Figure 1–21. A Circuit and Corresponding Timing Diagram Showing a Delay Chain



Using delay chains can cause various design problems, including an increase in a design's sensitivity to operating conditions and a decrease in design reliability.

Be aware that not all cases of delay chains in a design are due to asynchronous circuitry. If the Design Assistant report states that you have delay chains that you are unaware of (or are not expecting), the delay chains may be a result of using pre-built intellectual property (IP) functions. Pre-built IP functions may contain delay chains which the Design Assistant reports. These functions are usually parameterizable, and have thousands of different combinations of parameter settings. The synthesis tool may not remove all unused LEs from these functions when particular parameter settings are used, but the resulting circuit is still synchronous. Check all Design Assistant delay chain warnings carefully.




Avoid designing circuits that rely on the use of delay chains, and always carefully check any Design Assistant delay chain warnings.

#### **Ripple Counters**


Designs should not contain ripple counters. A ripple counter, shown in Figure 1–22, is a circuit structure where the Q output of the first counter stage drives into the clock input of the following counter stage. Each counter stage consists of a register with the inverted QN output pin feeding back into the D input of the same register.

Figure 1-22. A Typical Ripple Counter



This type of structure is used to make a counter out of the smallest amount of logic possible. However, the LE structure in Altera FPGA devices allows you to construct a counter using one LE per counter-bit, so there is no logic savings in using the ripple counter structure. Each stage of the counter in a ripple counter contributes some phase delay, which is cumulative in successive stages of the counter. Figure 1–23 shows the phase delay of the circuit in Figure 1–22.

Figure 1–23. Timing Diagram Showing Phase Delay of Circuit Shown in Figure 1–22



of Phase Delay

Figure 1–24. Detailed View of the Phase Delay Shown in Figure 1–23 clk Q0 Q1 Q2 Q3 Expanded View

Figure 1–24 shows detailed view of the phase delay shown in Figure 1–23.

This phase delay is problematic if the ripple counter outputs are used as clock signals for other circuits. Those other circuits are clocked by signals that have large skews.

Ripple counters are particularly challenging for static timing analysis tools to analyze as each stage in the ripple counter causes a new clock domain to be defined. The more clock domains that the static timing analysis tool has to deal with, the more complex and time-consuming the process becomes.



Altera recommends that you avoid using ripple counters under any circumstances.

#### **Pulse Generators**

A pulse generator is a circuit that generates a signal that has two or more transitions within a single clock period. Figure 1-25 shows an example of a pulse generator waveform.



For more information on pulse generators, refer to "Intentional Delays" on page 1-18.


Figure 1-25. Example of a Pulse Generator Waveform



#### Creating Pulse Generators


Pulse generators can be created in two ways. The first way to create a pulse generator is to increase the width of a glitch using a 2-input AND, NAND, OR, or NOR gate, where the source for the two gate inputs are the same, but the design delays the source for one of the gate inputs, as shown in Figure 1–26.

Figure 1-26. A Pulse Generator Circuit Using a 2-Input AND




The second way to create a pulse generator is by using a register where the register output drives its own asynchronous reset signal through a delay chain, as shown in Figure 1–27.

Figure 1–27. Pulse Generator Circuit Using a Register Output to Drive a Reset Signal Through a Delay Chain



These pulse generators are asynchronous in nature and are detected by the Design Assistant as unacceptable circuit structures. If you need to generate a pulsed signal, you should do it in a purely synchronous manner. That is, where the duration of the pulse is equal to one or more clock periods, as shown in Figure 1–28.

Figure 1–28. An Example of a Synchronous Pulse Generator




A synchronous pulse generator can be created with a simple section of Verilog HDL or VHDL code. The following is a Verilog HDL code fragment for a synchronous pulse generator circuit.

```
reg [2:0] count;
reg pulse;
always @ (posedge clk or negedge rst)
begin
   if (!rst)
       begin
           count[2:0] <= 3'b000;
           pulse <= 1'b0;
       end
   else
       begin
           count[2:0] <= count[2:0] + 1'b1;</pre>
           if (count == 3'b000)
              begin
                  pulse <= 1'b1;
              end
           else
              begin
                  pulse <= 1'b0;
              end
           end
       end
   end
end
```

#### Combinational Oscillator Circuits


The circuit shown in Figure 1–29 on page 1–24 consists of a combinational logic gate whose inverted output feeds back to one of the inputs of the same gate. This feedback path causes the output to change state and; therefore, oscillate.

Figure 1-29. A Combinational Ring Oscillator Circuit



This circuit is sometimes built out of a series of cascaded inverters in a structure known as a ring oscillator. The frequency at which this circuit oscillates depends on the temperature, voltage, and process operating conditions of the device, and is completely asynchronous to any of the other clock domains in the device. Worse, the circuit may fail to oscillate at all, and the output of the inverter goes to a stable voltage at half of the supply voltage, as shown in Figure 1–30. This causes both the PMOS and NMOS transistors in the inverter chain to be switched on concurrently with a path from  $V_{\rm CC}$  to GND, with no inverter function and consuming static current.

Figure 1-30. An Inverter Biased at 0.5 V<sub>cc</sub>



Avoid implementing any kind of combinational feedback oscillator circuit.

#### **Reset Circuitry**

Reset signals are control signals that synchronously or asynchronously affect the state of registers in a design. The special consideration given to clock signals also needs to be given to reset signals. Only the term "reset" is used in this document, but the information described here also applies to "set," "preset," and "clear" signals. Reset signals should only be used to put a circuit into a known initial condition. Also, both the set and reset pins of the same register should never be used together. If the signals driving them are both activated at the same time, the logic state of the register may be indeterminate.

#### **Gated Reset**

A gated reset is generated when combinational logic feeds into the asynchronous reset pin of a register. The gated reset signal may have glitches on it, causing unintentional resetting of the destination register. Figure 1–31 shows a gated reset circuit where the signal driving into the register reset pin has glitches on it causing unintentional resetting.

Figure 1–31. A Gated Reset Circuit and its Associated Timing Diagram




Figure 1–32 shows a better approach to implement a gated reset circuit, by placing a register on the output of the reset-gating logic, thereby synchronizing it to a clock. The register output then becomes a glitch-free reset signal that drives the rest of the design. However, the resulting reset signal is delayed by an extra clock cycle.


DFF DFF D Q D Q Reset Signal >CK CK QN With Glitch DFF DFF Logic Cloud D D Q Q Clock >ck >ck Clean Reset Signal DFF D >ck

Figure 1–32. A Better Approach to the Gated Reset Circuit in Figure 1–31

#### **Asynchronous Reset Synchronization**

If the design needs to be put into a reset state in the absence of a clock signal, the only way to achieve this is through the use of an asynchronous reset. However, it is possible to generate a synchronous reset signal from an asynchronous one by using a double-buffer circuit, as shown in Figure 1–33.

Figure 1-33. A Double-Buffer Circuit



#### **Synchronizing Reset Signals Across Clock Domains**

In a design, an internally generated reset signal that is generated in one clock domain, and used in one or more other asynchronous clock domains, should be synchronized. A reset signal that is not synchronized can cause metastability problems.

The synchronization of the gated reset should follow these guidelines, as shown in Figure 1-34.

- The reset signal should be synchronized with two or more cascading registers in the receiving asynchronous clock domain.
- The cascading registers should be triggered on the same clock edge.
- There should be no logic between the output of the transmitting clock domain and the cascaded registers in the receiving asynchronous clock domain.




Figure 1–34. Circuit for a Synchronized Reset Signal Across Two Clock Domains

With either of the reset synchronization circuits described in Figures 1–33 and 1–34, when the reset is applied, the Q output of the registers in the design may send a wrong signal, momentarily causing some primary output pins to also send wrong signals. The circuit and its associated timing diagram, shown in Figure 1–35, demonstrate this phenomenon.

data\_dff

d D Q q

CK QN >
reset\_dff


D Q

Reset

Tree

Figure 1–35. Common Problem with Reset Synchronization Circuits

>ck



A purely synchronous reset circuit does not exhibit this behavior. The following Verilog HDL RTL code shows how to do this.

Reset signal takes 4.0 ns to get from reset

```
always @ (posedge clk)
    begin
    if (!rst)
        q <= 1'b0;
    else
        q <= d; end</pre>
```




Avoid using reset signals for anything other than circuit initialization, and be aware of the reset signal timing if reset-synchronizing circuitry is used.

### Asynchronous RAM

Altera FPGA devices contain flexible embedded memory structures that can be configured into many different modes. One possible mode is asynchronous RAM. The definition of an asynchronous RAM circuit is one where the write-enable signal driving into the RAM causes data to be written into it, without a clock being required, as shown in Figure 1–36. This means that the RAM is sensitive to corruption if any glitches exist on the write-enable signal. Also, the data and write address ports of the RAM should be stable before the write pulse is asserted, and must remain stable until the write pulse is de-asserted. These limitations in using memory structures in this asynchronous mode imply that synchronous memories are always preferred. Synchronous memories also provide higher design performance.

Figure 1-36. Potential Problems of Using Asynchronous RAM Structures



Stratix, Stratix II, HardCopy Stratix, and HardCopy II device architectures do not support asynchronous RAM behavior. These devices always use synchronous RAM input registers. Altera recommends using RAM output registering; this is optional, however, not using output registering degrades performance.

APEX 20K FPGA and HardCopy APEX support both synchronous and asynchronous RAM using the embedded system block (ESB). Altera recommends using synchronous RAM structures. Immediately registering both input and output RAM interfaces improves performance and timing closure.

#### Conclusion

Most issues described in this document can be easily avoided while a design is still in its early stages. These issues not only apply to HardCopy devices, but to any digital logic integrated circuit design, whether it is a standard cell ASIC, gate array, or FPGA.

Sometimes, violating one or more of the above guidelines is unavoidable, but understanding the implications of doing so is very important. One must be prepared to justify to Altera the need to break those rules in this case, and to support it with as much documentation as possible.

Following the guidelines outlined in this document can ultimately lead to the design being more robust, quicker to implement, easier to debug, and fitted more easily into the target architecture, increasing the likelihood of success.

#### Document Revision History

Table 1–2 shows the revision history for this chapter.

Table 1–2.Document Revision History (Part 1 of 2)		
Date and Document Version	Changes Made	Summary of Changes
September 2008, v3.4	Updated chapter number and metadata.	_
June 2007, v3.3	Minor text edits.	_
December 2006 v3.2	Added revision history.	Added revision history.
March 2006	Formerly chapter 14; no content change.	_
October 2005, v3.1	Graphic updates     Minor edits	_
May 2005, v3.0	Updated the Using a FIFO Buffer section.	_
January 2005, v2.0	<ul> <li>Chapter title changed to Design Guidelines for HardCopy Series Devices.</li> <li>Updated Quartus® II Software Supported Versions</li> <li>Updated HardCopy® Design Center Support</li> <li>Updated heading Using a Double Synchronizer for Single-Bit Data Transfer</li> <li>Added Stratix® II support for a global or regional clock</li> <li>Added Support for Stratix II and HardCopy II to Mixing Clock Edges</li> </ul>	_

Table 1–2.Document Revision History (Part 2 of 2)			
Date and Document Version	Changes Made	Summary of Changes	
August 2003, v1.1	Edited hierarchy of section headings.		
May 2003, v1.0	Initial release		



# 2. Power-Up Modes and Configuration Emulation in HardCopy Series Devices

H51012-2.5

#### Introduction

Configuring an FPGA is the process of loading the design data into the device. Altera's SRAM-based Stratix<sup>®</sup> II, Stratix, APEX<sup>™</sup> 20KC, and APEX 20KE FPGAs require configuration each time the device is powered up. After the device is powered down, the configuration data within the Stratix II, Stratix, or APEX device is lost and must be loaded again on power up.

There are several ways to configure these FPGAs. The details on the various configuration schemes available for these FPGAs are explained in the *Configuration Handbook*.

HardCopy® series devices are mask-programmed and cannot be configured. However, in addition to the capability of being instantly on upon power up (like a traditional ASIC device), these devices can mimic the behavior of the FPGA during the configuration process if necessary.

This chapter addresses various power-up options for HardCopy series devices. This chapter also discusses how configuration is emulated in HardCopy series devices while retaining the benefits of seamless migration and provides examples of how to replace the FPGAs in the system with HardCopy series devices.

#### HardCopy Power-Up Options

HardCopy series devices feature three variations of instant on power-up modes and a configuration emulation power-up mode. They are as follows:

- Instant on
- Instant on after 50 ms
- Configuration emulation of an FPGA configuration sequence



You must choose the power-up option when submitting the design database to Altera for migrating to a HardCopy series device. Once the HardCopy series devices are manufactured, the power-up option cannot be changed.



HardCopy II and some HardCopy Stratix devices do not support configuration emulation. Refer to "Configuration Emulation of FPGA Configuration Sequence" on page 2–9 for more information.



HardCopy II and HardCopy Stratix devices retain the functionality of VCCSEL and PORSEL pins from the prototyping Stratix and Stratix II FPGAs. The signals can affect the HardCopy series power-up behavior using any power up option. Refer to the *Stratix Device Handbook* or the *Stratix II Device Handbook* for proper use of these additional signals.

#### **Instant On Options**

Instant on is the traditional power-up scheme of most ASIC and non-volatile devices. The instant on mode is the fastest power-up option of a HardCopy series device and is used when the HardCopy series device powers up independently while other components on the board still require initialization and configuration. Therefore, you must verify all signals that propagate to and from the HardCopy series device (for example, reference clocks and other input pins) are stable or do not affect the HardCopy series device operation.

There are two variations of instant on power-up modes available on all HardCopy devices.

- Instant on (no added delay)
- Instant on after 50 ms (additional delay)

#### Instant On (No Added Delay)

In the instant on power-up mode, once the power supplies ramp up above the HardCopy series device's power-on reset (POR) trip point, the device initiates an internal POR sequence. When this sequence is complete, the HardCopy series device transitions to an initialization phase, which releases the CONF\_DONE signal to be pulled high. Pulling the CONF\_DONE signal high indicates that the HardCopy series device is ready for normal operation. Figures 2–1 to 2–3 show the instant on timing waveform relationships of the configuration signals, V<sub>CC</sub>, and user I/O pins with respect to the HardCopy series device's normal operation mode.

During the power-up sequence, internal weak pull-up resistors can pull the user I/O pins high. Once POR and the initialization phase is complete, the I/O pins are released. Similar to the FPGA, if the nIO\_pullup pin transitions high, the weak pull-up resistors are disabled. Refer to the table that provides recommended operating conditions in the handbook for the specific device.

The value of the internal weak pull-up resistors on the I/O pins is in the Operating Conditions table of the specific FPGA's device handbook.

#### Instant On After 50-ms Delay

The instant on after 50-ms delay power-up mode is similar to the instant on power-up mode. However, in this case, the device waits an additional 50 ms following the end of the internal POR sequence before releasing the CONF\_DONE pin. This option is useful if other devices on the board (such as a microprocessor) must be initialized prior to the normal operation of the HardCopy series device.

An on-chip oscillator generates the 50-ms delay after the power-up sequence. During the POR sequence and delay period, all user I/O pins can be driven high by internal, weak pull-up resistors. Just like the instant on mode, these pull-up resistors are affected by the nIO pullup pin.



Similar to APEX 20K FPGAs, HardCopy APEX devices do not have an nIO\_pullup function. Their internal, weak pull-up resistors are enabled during the power-up and initialization phase.

On the FPGA, an initialization phase occurs immediately after configuration where registers are reset, any PLLs used are initialized, and any I/O pins used are enabled as the device transitions into user mode. When the HardCopy series device uses instant on and instant on after 50-ms modes, a configuration sequence is not necessary, so the HardCopy series device transitions into the initialization phase after a power-up sequence immediately or after a 50-ms delay.

Figures 2–1 to 2–3 show instant on timing waveform relationships of the configuration signals,  $V_{CC_i}$  and user I/O pins with respect to the HardCopy series device's normal operation mode. Tables 2–1 to 2–3 define the timing parameters for each of the HardCopy series device waveforms, and also show the effect of the PORSEL pin on power up. The nCE pin must be driven low externally for these waveforms to apply.

Figure 2–1 shows an instant on power-up waveform, where the HardCopy device is powered up, and the nCONFIG, nSTATUS, and CONF\_DONE are not driven low externally.




Figure 2–1. Timing Waveform for Instant On Option Notes (1), (2), (3), (4), (5)

#### Notes to Figure 2–1:

- V<sub>CC</sub> (ALL) represents either all of the power pins or the last power pin powered up to specified operating
  conditions. All HardCopy power pins must be powered within specifications as described under Hot Socketing
  sections.
- (2) nCONFIG, nSTATUS, and CONF DONE must not be driven low externally for this waveform to apply.
- (3) User I/O pins may be tri-stated or driven before and during power up. See the *Hot Socketing* sections for more details. The nIO pullup pin can affect the state of the user I/O pins during the initialization phase.
- (4) INIT\_DONE is an optional pin that can be enabled on the FPGA using the Quartus II software. HardCopy series devices carry over the INIT DONE functionality from the prototyped FPGA design.
- (5) The nCEO pin is asserted about the same time the CONF\_DONE pin is released. However, the nCE pin must be driven low externally for this waveform to apply.

An alternative to the power-up waveform in Figure 2–1 is if the nCONFIG pin is externally held low longer than the PORSEL delay. This delays the initialization sequence by a small amount as indicated in Figure 2–2.

In addition, Figure 2–2 is an instant on power-up waveform where nCONFIG is momentarily held low and nSTATUS and CONF\_DONE are not driven low externally.




Figure 2–2. Timing Waveform for Instant On Option Where nCONFIG is Held Low After Power Up Notes (1), (2), (3), (4), (5), (6)

#### *Notes to Figure 2–2:*

- (1) This waveform applies if nCONFIG is held low longer than t<sub>POR</sub> delay.
- (2) V<sub>CC</sub> (ALL) represents either all of the power pins or the last power pin powered up to specified operating conditions. All HardCopy power pins must be powered within specifications as described under Hot Socketing sections.
- (3) nCONFIG, nSTATUS, and CONF DONE must not be driven low externally for this waveform to apply.
- (4) User I/O pins may be tri-stated or driven before and during power up. See the *Hot Socketing* sections for more details. The nIO\_pullup pin can affect the state of the user I/O pins during the initialization phase.
- (5) INIT\_DONE is an optional pin that can be enabled on the FPGA using the Quartus II software. HardCopy devices carry over the INIT DONE functionality from the prototyped FPGA design.
- (6) The nCEO pin is also asserted about the same time the CONF\_DONE pin is released. However, the nCE pin must be driven low externally for this waveform to apply.

Pulsing the nCONFIG signal on an FPGA re-initializes the configuration sequence. The nCONFIG signal on a HardCopy series device also restarts the initialization sequence.

Figure 2–3 shows the instant on behavior of the configuration signals and user I/O pins if the <code>nconfig</code> pin is pulsed while the  $V_{CC}$  supplies are already powered up and stable.




Figure 2–3. Timing Waveform for Instant On Option When Pulsing NConfig Notes (1), (2), (3), (4), (5)

#### Notes to Figure 2-3:

- V<sub>CC</sub> (ALL) represents either all of the power pins or the last power pin powered up to specified operating
  conditions. All HardCopy power pins must be powered within specifications as described under Hot Socketing
  sections.
- (2) nstatus and conf done must not be driven low externally for this waveform to apply.
- (3) The nIO pullup pin can affect the state of the user I/O pins during the initialization phase.
- (4) INIT\_DONE is an optional pin that can be enabled on the FPGA using the Quartus II software. HardCopy devices carry over the INIT\_DONE functionality from the prototyped FPGA design.
- (5) The nCEO pin is also asserted about the same time the CONF\_DONE pin is released. However, the nCE pin must be driven low externally for this waveform to apply.



In the FPGA, the INIT\_DONE signal remains high for several clock cycles after the nCONFIG signal is asserted, after which time INIT\_DONE goes low. In the HardCopy series device, the INIT\_DONE signal starts low, as shown in Figure 2–3, regardless of the logic state of the nCONFIG signal. The INIT\_DONE signal transitions high only after the CONF\_DONE signal transitions high.

Tables 2–1 through 2–3 show the timing parameters for the instant on mode. These tables also show the time taken for completing the instant on power-up sequence in Figure 2–1 on page 2–4 for HardCopy series devices. This option is typical of an ASIC's functionality.

Table 2–1. Timing Parameters for Instant On Mode in HardCopy II Devices						
Parameter	Description	Condition	Min	Typical	Max	Units
t <sub>POR</sub>	PORSEL delay (1)	12		12		ms
		100		100		ms
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low (1)				800	ns
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high (1)				100	μs
t <sub>ADD</sub>	Additional delay	Instant on	33		60	μs
		After 50 ms added delay	50		90	ms
t <sub>CD</sub>	CONF_DONE delay		600		1100	ns
t <sub>UM</sub>	User mode delay		25		55	μs

*Note to Table 2–1:* 

<sup>(1)</sup> This parameter is similar to the Stratix II FPGA specifications. Refer to the *Configuration Handbook* for more information.

Parameter	Description	Condition	Min	Typical	Max	Units
$t_{POR}$	PORSEL delay	2	1	2		ms
		100	70	100		ms
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low (1)				800	ns
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high (1)				40	μs
t <sub>ADD</sub>	Additional delay	Instant on	4		8	ms
		After 50 ms added delay	25	50	75	ms
t <sub>CD</sub>	CONF_DONE delay		0.5		3	μs
t <sub>UM</sub>	User mode delay		6.0		28	μs

Note to Table 2-2

<sup>(1)</sup> This parameter is similar to the Stratix FPGA specifications. Refer to the *Configuration Handbook* for more information.

Table 2–3. Timing Parameters for Instant On Mode in HardCopy APEX Devices						
Parameter	Description	Condition	Min	Typical	Max	Units
t <sub>POR</sub>	POR delay			5		μs
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low (1)				200	ns
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high (1)				1	μs
t <sub>ADD</sub>	Additional delay	Instant on		0		μs
		After 50 ms added delay		50		ms
t <sub>CD</sub>	CONF_DONE delay		0.5		3	μs
t <sub>UM</sub>	User mode delay		2.5		8	μs

### Note to Table 2-3:

(1) This parameter is similar to the APEX FPGA specifications. Refer to the *Configuration Handbook* for more information.

For correct operation of a HardCopy series device using the instant on option, pull the <code>nstatus</code>, <code>nconfig</code>, and <code>conf\_done</code> pins to V $_{CC}$ . In the HardCopy series devices, these pins are designed with weak internal resistors pulled up to V $_{CC}$ . Many FPGA configuration schemes require pull-up resistors on these I/O pins, so they may already be present on the board. In some HardCopy series device applications, you can remove these external pull-up resistors.

Altera recommends leaving external pull-up resistors on the board if one of the following conditions exists.



For more information, refer to the *Designing with 1.5-V Devices* chapter in the *Stratix Device Handbook*.

- There is more than one HardCopy series and/or FPGA on the board
- The HardCopy design uses configuration emulation
- The design uses MultiVolt I/O configurations

In the FPGA, you can enable the INIT\_DONE pin in the Quartus II software. If you used the INIT\_DONE pin on the FPGA prototype, the HardCopy series device retains its function.

- In HardCopy series devices, the INIT\_DONE settings option is masked-programmed into the device. You must submit these settings to Altera with the final design prior to migrating to a HardCopy series device. The use of the INIT\_DONE option and other option pins (for example, DEV\_CLRn and DEV\_OE) are available in the Fitter Device Options sections of the Quartus II report file.
- For HardCopy II and HardCopy Stratix devices, the PORSEL pin setting delays the POR sequence similar to the prototyping FPGA. For more information on PORSEL settings for the FPGA, refer to the Configuration Handbook.

In some FPGA configuration schemes, inputs DCLK and DATA [7..0] float if the configuration device is removed from the board. In the HardCopy series devices, these I/O pins are designed with weak, internal pull-up resistors, so the pins can be left unconnected on the board.

### Configuration Emulation of FPGA Configuration Sequence

In configuration emulation mode, the HardCopy series device emulates the behavior of an APEX or Stratix FPGA during its configuration phase. When this mode is used, the HardCopy device uses a configuration emulation circuit to receive configuration bit streams. When all the configuration data is received, the HardCopy series device transitions into an initialization phase and releases the CONF\_DONE pin to be pulled high. Pulling the CONF\_DONE pin high signals that the HardCopy series device is ready for normal operation. If the optional open-drain INIT\_DONE output is used, the normal operation is delayed until this signal is released by the HardCopy series device.



HardCopy II and some HardCopy Stratix devices do not support configuration emulation mode.

During the emulation sequence, the user I/O pins can be pulled high by internal, weak pull-up resistors. Once the configuration emulation and initialization phase is completed, the I/O pins are released. Similar to the FPGA, if the nIO\_pullup pin is driven high, the weak pull-up resistors are disabled. The value of the internal weak pull-up resistors on the I/O pins can be found in the Operating Conditions table of the specific FPGA's device handbook.



Similar to APEX 20K FPGAs, HardCopy APEX devices do not have an nIO\_pullup function. Their internal weak pull-up resistors are enabled during the power up and initialization phase.



Similar to Stratix or APEX FPGAs, HardCopy Stratix or HardCopy APEX devices enter initialization phase immediately after a successful configuration sequence. At this time, registers are reset, any PLLs used are initialized, and any I/O pins used are enabled as the device transitions into user mode.

One application of the configuration emulation mode occurs when multiple programmable devices are cascaded in a configuration chain and only one device is replaced with a HardCopy series device. In this case, programming control signals and clock signals used to program the FPGA must also be used for the HardCopy series device. If this is not done, the HardCopy series device remains in the configuration emulation phase, the emulation sequence never ends, and the HardCopy CONF\_DONE pin remains de-asserted. The proper configuration data stream and data clock is necessary so the HardCopy series device has the accurate emulation behavior.

Figure 2–4 shows a waveform of the configuration signals and the user I/O signals using configuration emulation mode.




Figure 2–4. Timing Waveform for Configuration Emulation Mode Notes (1), (2), (3), (4), (5)

### Notes to Figures 2-4:

- V<sub>CC</sub> (ALL) represents either all of the power pins or the last power pin powered up to specified operating conditions. All HardCopy power pins must be powered within specifications as described under *Hot Socketing* sections.
- (2) nCONFIG, nSTATUS, and CONF\_DONE must not be driven low externally for this waveform to apply.
- (3) User I/O pins may be tri-stated or driven before and during power up. See the Hot Socketing sections for more details. The nIO\_pullup pin can affect the state of the user I/O pins during the initialization phase.
- (4) INIT\_DONE is an optional pin that can be enabled on the FPGA using the Quartus II software. HardCopy devices will carry over the INIT\_DONE functionality from the prototyped FPGA design.
- (5) The nCEO pin is also asserted about the same time the CONF\_DONE pin is released. However, the nCE pin must be driven low externally for this waveform to apply.

### Configuration Emulation Timing Parameters

Tables 2-4 and 2-5 provide the timing parameters for the configuration emulation mode.

Table 2–4. Timing Parameters for Configuration Emulation Mode in HardCopy Stratix Devices         Note (1)							
Parameter	Description (2)	Condition	Min	Тур	Max	Units	
t <sub>POR</sub>	PORSEL delay	2	1	2		ms	
		100	70	100		ms	
t <sub>DSU</sub>	Data setup time		7			ns	
t <sub>CF2ST1</sub>	nCONFIG high to				40	μѕ	
t <sub>ST2CK</sub>	nSTATUS to DCLK		1			μs	
t <sub>U M</sub>	User mode delay		6.0		28	μs	

### Notes to Table 2-4:

- (1) HC1S80, HC1S60, and HC1S25 devices do not support emulation mode.
- (2) These parameters are similar to the Stratix FPGA specifications. Refer to the *Configuration Handbook* for more information.

Table 2-5.	Table 2–5. Timing Parameters for Configuration Emulation Mode in HardCopy APEX Devices						
Parameter	Description (1)	Min	Typical	Max	Units		
t <sub>POR</sub>	POR delay		5		μs		
t <sub>DSU</sub>	Data setup time	10			ns		
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS			1	μѕ		
t <sub>ST2CK</sub>	nSTATUS to	1		3	μѕ		
t <sub>U M</sub>	User mode delay	2		8	μѕ		

### *Notes to Table 2–5:*

(1) These parameters are similar to the APEX FPGA specifications. Refer to the *Configuration Handbook* for more information.


### Benefits of Configuration Emulation

Configuration emulation in HardCopy series devices provides several advantages, including the following:

- Removes any necessity for changes to software, especially if the FPGA is configured using a microprocessor. Not having to change the software benefits the designer because microprocessor software changes demand significant system verification and qualification efforts, which also impact development time.
- Allows HardCopy series devices to co-exist with other FPGAs in a cascaded chain. None of the components need to be modified or added, and no design changes to the board are required. Additionally, no configuration software changes need to be made.
- Supports all configuration options available for the FPGA.

In this example, a single configuration device originally configured two APEX FPGAs. In Figure 2–5, a HardCopy APEX device replaces an APEX FPGA.

Figure 2-5. Emulation of Configuration Sequence



A HardCopy series device in configuration emulation mode requires the same configuration control signals as the FPGA that was replaced. In configuration emulation mode, the HardCopy series device responds in exactly the same way as the FPGA. The CONF\_DONE signal of the HardCopy series device is asserted at exactly the same time as the FPGA.

# Power-Up Options Summary When Designing With HardCopy Series Devices

When designing a board for the prototyping FPGA with the intent of eventually replacing it with a HardCopy device, there are three power-up options that you should consider.

- Instant on
- Instant on after 50 ms
- Configuration emulation of an FPGA configuration sequence

You must choose the power-up option when submitting the design database to Altera for migrating to a HardCopy series device. Once the HardCopy series devices are manufactured, the power-up option cannot be changed.



HardCopy II and some HardCopy Stratix devices do not support configuration emulation mode.

HardCopy II and HardCopy Stratix devices retain the functionality of the VCCSEL and PORSEL pins from the prototyping Stratix II or Stratix FPGAs. For HardCopy II and HardCopy Stratix devices, the PORSEL pin setting delays the POR sequence similar to the prototyping FPGA.



For more information on PORSEL settings for the FPGA, refer to the *Configuration Handbook*.

The nCE and nCEO pins are functional in HardCopy series devices. The nCE pin must be held low for proper operation of the nCEO pin. If the nCE pin is driven low, the nCEO pin will be asserted after the initialization is completed and the CONF DONE pin is released.

On the HardCopy II device, the nCE pin delays the initialization if it is not driven low. Like in the Stratix II device, nCEO and TDO of the HardCopy II device are powered by  $V_{\rm CCIO}$ .

If you used the <code>INIT\_DONE</code> pin on the FPGA prototype, the HardCopy series device retains its function. In HardCopy series devices, the <code>INIT\_DONE</code> settings option is masked-programmed into the device. These settings must be submitted to Altera with the final design prior to migrating to a HardCopy series device. The use of the <code>INIT\_DONE</code> option and other option pins (for example, <code>DEV\_CLRn</code> and <code>DEV\_OE</code>) are available in the Fitter Device Options sections of the Quartus II report file.

HardCopy II devices do not support the user-supplied start-up clock option available for Stratix II devices. The HardCopy II device uses its own internal clock for power-up circuitry. The startup clock selection is an option for configuring the FPGA, which you can set in the Quartus II software under Device and Pin Options.

HardCopy devices support device-wide reset ( $DEV\_CLRn$ ) and device-wide output enable ( $DEV\_OE$ ). The HardCopy settings follow the prototyping FPGA setting, which you set in the Quartus II software under Device and Pin Options.

For correct operation of a HardCopy series device using the instant on option, pull the <code>nstatus</code>, <code>nconfig</code>, and <code>conf\_done</code> pins to  $V_{CC}$ . In the HardCopy series devices, these pins are designed with weak, internal resistors pulled up to  $V_{CC}$ . Many FPGA configuration schemes require pull-up resistors on these I/O pins, so they may already be present on the board. In some HardCopy series device applications, you can remove these external pullup resistors.

Altera recommends leaving external pull-up resistors on the board if one of the following conditions exists:

- There is more than one HardCopy series and/or FPGA on the board
- The HardCopy design uses configuration emulation
- The design uses MultiVolt<sup>TM</sup> I/O configurations



For more information, refer to the *Designing with 1.5-V Devices* chapter in the *Stratix Device Handbook*.

In some FPGA configuration schemes, inputs DCLK and DATA [7..0] float if the configuration device is removed from the board. In the HardCopy series devices, these I/O pins are designed with weak internal pull-up resistors, so the pins can be left unconnected on the board.

When designing a board with a Stratix II prototype device and its companion HardCopy II device, most configuration pins required by the Stratix II device are not required by the HardCopy II device. To maximize I/O pin counts with HardCopy II device utilization, Altera recommends minimizing power-up and configuration pins that do not carry over from a Stratix II device into a HardCopy II device. More information can be found on the *Migrating Stratix II Device Resources to HardCopy II Devices* chapter.

HardCopy devices support the MSEL settings used on the FPGA. You are not required to change these settings on the board when replacing the prototyping FPGA with the HardCopy series device.

HardCopy II devices do not use MSEL pins and these pin locations are not connected in the package. It is acceptable to drive these pins to  $V_{CC}$  or GND as required by the prototyping Stratix II device.

Pulsing the nCONFIG signal on an FPGA re-initializes the configuration sequence. The nCONFIG signal on a HardCopy series device also restarts the initialization sequence.

The HardCopy device JTAG pin locations match their corresponding FPGA prototypes. Like the FPGAs, the JTAG pins have internal weak pull ups or pull downs on the four input pins TMS, TCK, TDI, and TRST. There is no requirement to change the JTAG connections on the board when replacing the prototyping FPGA with the HardCopy series device. More information on JTAG pins is the corresponding *Boundary-Scan Support* chapter for each device.

## Power-Up Option Selection and Examples

The HardCopy series device power-up option is mask-programmed. Therefore, it is important that the board design is verified to ensure that the HardCopy series device power-up option chosen will work properly. This section provides recommendations on selecting a power-up option and provides some examples.

Table 2–6 shows a comparison of applicable FPGA and HardCopy power up options.

Table 2–6. FPGA Configuration Modes and HardCopy Series Power-Up Schemes (Part 1 of 2)						
Device Family						
Power Up Scheme	Stratix II	Stratix	APEX 20K APEX 20KE APEX 20KC	HardCopy II	HardCopy Stratix (2)	HardCopy APEX
Instant on				<b>✓</b>	✓	<b>✓</b>
Instant on after 50 ms				✓	✓	<b>✓</b>
Passive serial (PS)	<b>✓</b>	<b>✓</b>	<b>✓</b>		✓	<b>✓</b>
Active serial (AS)	<b>✓</b>					
Fast passive parallel (FPP)	<b>✓</b>	<b>✓</b>			<b>✓</b>	
Passive parallel synchronous (PPS)			<b>✓</b>			<b>✓</b>
Passive parallel asynchronous (PPA)	<b>✓</b>	<b>✓</b>	~		<b>✓</b>	<b>✓</b>
Joint Test Action Group (JTAG)	<b>✓</b>	<b>✓</b>	<b>✓</b>		✓	<b>✓</b>
Remote local update FPP	<b>✓</b>	<b>✓</b>				

Table 2–6. FPGA Configuration Modes and HardCopy Series Power-Up Schemes (Part 2 of 2)						
Device Family						
Power Up Scheme	Stratix II	Stratix	APEX 20K APEX 20KE APEX 20KC	HardCopy II	HardCopy Stratix (2)	HardCopy APEX
Remote local update PPA (3)	✓	<b>✓</b>				
Remote local update PS (3)		<b>✓</b>				

#### Notes to Table 2-6:

- (1) HardCopy II devices do not support emulation mode.
- (2) HC1S80, HC1S60, and HC1S25 devices do not support emulation mode.
- (3) The remote/local update feature of Stratix devices is not supported in HardCopy Stratix devices.

Power-up option recommendations depend on the following board configurations:

- Single HardCopy series device replacing a single FPGA on the board
- One or more HardCopy series devices replacing one or more FPGA of a multiple-device configuration chain
- All HardCopy series devices replacing all FPGAs of a multiple-device configuration chain

In a multiple-device configuration chain, more than one FPGA on a board obtains configuration data from the same source.

### Replacing One FPGA With One HardCopy Series Device

Altera recommends using the instant on or instant on after 50 ms mode when replacing an FPGA with a HardCopy series device regardless of the board configuration scheme. Table 2–7 gives a summary of HardCopy series device power-up options when a single HardCopy series device replaces a single FPGA on the board.



Table 2–7 does not include HardCopy II options because HardCopy II devices only support instant on and instant on after 50 ms modes.

Table 2–7. Summar	Table 2–7. Summary of Power-Up Options for One HardCopy Series Device Replacing One FPGA						
Configuration Scheme	HardCopy APEX Options	HardCopy Stratix Options	Comments				
PS with configuration device(s) or download cable (1)	<ul><li>Instant on</li><li>Instant on after</li><li>50 ms</li></ul>	<ul><li>Instant on</li><li>Instant on after</li><li>50 ms</li></ul>	The configuration device(s) must be removed from the board.				
FPP with enhanced configuration devices	Not available	<ul><li>Instant on</li><li>Instant on after</li><li>50 ms</li></ul>	The configuration device(s) must be removed from the board.				
PS, PPA, PPS, FPP, with a microprocessor (2)	Emulation	• Emulation (3)	If the microprocessor code can be changed, the design should use the instant on or instant on after 50 ms mode. However, the microprocessor still needs to drive a logic '1' value on the HardCopy nCONFIG pin				
JTAG configuration	<ul><li>Instant on after 50 ms</li><li>Emulation</li></ul>	<ul><li>Instant on after 50 ms</li><li>Emulation (3)</li></ul>	Configuration emulation mode can be used but delays the initialization of the board or device.				

### Notes to Table 2-7:

- (1) Download cable used may be either MasterBlaster<sup>TM</sup>, USB Blaster, ByteBlaster<sup>TM</sup> II, or ByteBlasterMV<sup>TM</sup> hardware.
- (2) For parallel programming modes, DATA[7..1] pins have weak pull up resistors on the HardCopy series device, which can be optionally enabled or disabled through metallization. DCLK and DATA[0] pins have internal weak pull-up resistors.
- (3) HC1S80, HC1S60, and HC1S25 devices do not support emulation mode.

### Replacing One or More FPGAs With One or More HardCopy Series Devices in a Multiple-Device Configuration Chain

Altera recommends using the instant on or instant on after 50 ms mode when replacing an FPGA with a HardCopy series device, regardless of configuration scheme. Table 2–8 gives a summary of HardCopy series device power-up options when a single HardCopy series device replaces a single FPGA of a multiple-device configuration chain.



When using the instant on or instant on after 50 ms mode, the HardCopy series device could be in user-mode and ready before other configured devices on the board. It is important to verify that any signals that communicate to and from the HardCopy series device are stable or will not affect the HardCopy series device or other device operation while the devices are still in the power up or configuration stage. For example, if the HardCopy series design used a PLL reference clock that is not available until after other devices are fully powered up, the HardCopy series device PLL will not operate properly unless the PLLs are reset.



Table 2–8 does not include HardCopy II options because HardCopy II devices only support instant on and instant on after 50 ms modes.

Table 2–8. Power-Up Options for One or More HardCopy Series Devices Replacing FPGAs in a Multiple-Device Configuration Chain (Part 1 of 2)

Configuration Scheme	HardCopy APEX Options	HardCopy Stratix Options	Comments
PS with configuration device(s) or download cable (1) FPP with enhanced configuration device (4)	<ul> <li>Emulation</li> <li>Instant on (3)</li> <li>Instant on after 50 ms (3)</li> </ul>	<ul> <li>Emulation (2)</li> <li>Instant on (3)</li> <li>Instant on after 50 ms (3)</li> </ul>	Instant on or instant on after 50 ms modes can be used if the nCE pin of the following APEX or Stratix device can be tied to logic 0 on the board and the configuration data is modified to remove the HardCopy series device configuration data. The configuration sequence then skips the HardCopy series device.
PS, PPA, PPS, FPP, with a microprocessor (4)	<ul> <li>Emulation</li> </ul>	• Emulation (2)	If the microprocessor code can be changed, the design should use the instant on or instant on after 50 ms mode. However, the microprocessor still needs to drive a logic '1' value on the HardCopy series device nCONFIG pin.

modes can be used.

Table 2–8. Power-Up Options for One or More HardCopy Series Devices Replacing FPGAs in a Multiple-Device Configuration Chain (Part 2 of 2)					
Configuration Scheme HardCopy APEX Options HardCopy Stratix Options Comments					
JTAG configuration	Emulation	• Emulation (2)	If the HardCopy series device is put in BYPASS mode and the JTAG programming data is modified to remove the HardCopy configuration information, instant on or instant on after 50 ms		

#### Notes to Table 2-8:

- (1) Download cable used may be either MasterBlaster, USB Blaster, ByteBlaster II, or ByteBlasterMV hardware.
- (2) HC1S80, HC1S60, and HC1S25 devices do not support emulation mode.
- (3) If the HardCopy series device is the last device in the configuration chain, Altera recommends using instant on modes.
- (4) For parallel programming modes, DATA[7..1] pins have weak pull up resistors on the HardCopy series device, which can be optionally enabled or disabled through metallization. DCLK and DATA[0] pins also have weak pull-up resistors.

### Replacing all FPGAs with HardCopy Series Devices in a Multiple-Device Configuration Chain

When all Stratix II, Stratix, and APEX FPGAs are replaced by HardCopy II, HardCopy Stratix, and HardCopy APEX devices, respectively, Altera recommends using the instant on or instant on after 50 ms mode, regardless of configuration scheme.

Once the HardCopy series devices replace the FPGAs, any configuration devices used to configure the FPGAs should be removed from the board. Microprocessor code, if applicable, should be changed to account for the HardCopy series device power-up scheme. You can use the JTAG chain to perform other JTAG operations except configuration.

FPGA to HardCopy Configuration Migration Examples

The following are examples of how HardCopy series devices replace FPGAs that use different FPGA configuration schemes.

### HardCopy Series Device Replacing a Stand-Alone FPGA

In this example, the single HardCopy series device uses the instant on power-up option, as shown in Figure 2–7. The configuration device, now redundant, is removed, and no further board changes are necessary. The pull-up resistors on the nconfig, nstatus, and conf\_done pins can be removed, but should be left on the board if configuration emulation or multiple-voltage I/O standards are used. You could also use the instant on after 50 ms power-up mode in this example.

Figures 2–6 and 2–7 show how a HardCopy series device replaces an FPGA previously configured with an Altera configuration device.

Figure 2–6. Configuration of a Stand-Alone FPGA Note (1)





Figure 2–7. HardCopy Series Device Replacing Stand-Alone FPGA Note (1)



#### *Notes to Figures 2–6 and 2–7:*

- For details on configuration interface connections, refer to the Configuration Handbook. The handbook includes information on MSEL pins set to PS mode.
- (2) The ninit\_conf pin (available on enhanced configuration and EPC2 devices) has an internal pull-up resistor that is always active. Therefore, the ninit\_conf/nconfig line does not require an external pull-up resistor. The ninit\_conf pin does not need to be connected if its functionality is not used. If ninit\_conf is not used or not available, use a resistor to pull the nconfig pin to Vac.
- (3) Enhanced configuration and EPC2 devices have internal programmable pull-up resistors on OE and nCS pins. Refer to the Configuration Handbook for more details of this application in FPGAs. HardCopy series devices have internal weak pull-up resistors on nSTATUS, nCONFIG, and CONF\_DONE pins.


### HardCopy Series Device Replacing an FPGA in a Cascaded Configuration Chain

Figure 2–8 shows a design where the configuration data for the Stratix devices is stored in a single configuration device, and the FPGAs are connected in a multiple-device configuration chain. The second device in the chain is replaced with a HardCopy Stratix device, as shown in Figure 2–9.



For more information on Stratix FPGA configuration schemes, refer to the *Configuration Handbook*.

Figure 2-8. Configuration of Multiple FPGAs in a Cascade Chain



### *Notes to Figure 2–8:*

- The pull-up resistors are connected to the same supply voltage as the configuration device.
- (2) The enhanced configuration devices and EPC2 devices have internal programmable pull-up resistors on the OE and nCS pins. Refer to the *Configuration Handbook* for more details.
- (3) The ninit\_conf pin is available on EPC16, EPC8, EPC4, and EPC2 devices. Refer to the Configuration Handbook for more details.

Configuration with the HardCopy Series Device in the Cascade Chain

Figure 2–9 shows the same cascade chain as Figure 2–8, but the second FPGA in the chain has been replaced with a HardCopy Stratix device.




Figure 2-9. Replacing an FPGA with a HardCopy Equivalent in the Cascade Chain

### Notes to Figure 2-9:

- (1) The pull-up resistors are connected to the same supply voltage as the configuration device.
- (2) The enhanced configuration devices and EPC2 devices have internal programmable pull-up resistors on the OE and nCS pins. Refer to the *Configuration Handbook* for more details.
- (3) The ninit\_conf pin is available on EPC16, EPC8, EPC4, and EPC2 devices. Refer to the Configuration Handbook for more information.
- (4) HC1S80, HC1S60, and HC1S25 devices do not support emulation mode and cannot be used in this method.

In this example, the HardCopy Stratix device can only be configured using the configuration emulation mode. The configuration device cannot be removed, as it is still required by other Stratix devices in the chain. While the HardCopy Stratix device does not need the data stored in the configuration device, the data in the configuration device is not modified to reflect this. The emulation mode ensures that the HardCopy series device nCEO pin is asserted correctly after the emulation of the configuration sequence. The nCEO pin enables the next device in the chain to receive the correct configuration data from the configuration device. Additionally, with the configuration emulation mode, you do not need to make any changes to the board.

### Configuration With the HardCopy Series Device Removed From the Cascade Chain

An alternative method to configure FPGAs on a board with both HardCopy series devices and FPGAs is to remove the HardCopy series device from the cascade chain. Figure 2–10 shows how the devices are connected with the HardCopy series device removed from the chain.

The data in the configuration device should be modified to exclude the HardCopy series device configuration data. The HardCopy series device can use any of the three power-up options.




Figure 2–10. Configuration With the HardCopy Series Device Removed From the Cascade Chain

### *Notes to Figure 2–10:*

- The pull-up resistors are connected to the same supply voltage as the configuration device.
- (2) The enhanced configuration devices and EPC2 devices have internal programmable pull-up resistors on the OE and nCS pins. Refer to the *Configuration Handbook* for more details.
- (3) The ninit\_conf pin is available on EPC16, EPC8, EPC4, and EPC2 devices. Refer to the Configuration Handbook for more information.
- (4) HC1S80, HC1S60, and HC1S25 devices do not support emulation mode and cannot be used in this method.

Eliminating the HardCopy series device from the configuration chain requires the following changes on the board:

- The nCE pin of the HardCopy series device must be tied to GND.
- The nCE pin of the FPGA that was driven by the HardCopy series nCEO pin must now be driven by the nCEO pin of the FPGA that precedes the HardCopy series device in the chain.

### HardCopy Series Device Replacing an FPGA Configured Using a Microprocessor

The HardCopy series device can replace FPGAs that are configured using a microprocessor, as shown in Figures 2–12 and 2–13. While the instant on mode is the most efficient, designers can also use the instant on after 50 ms and configuration emulation mode.

Figure 2–11 shows an application where APEX FPGAs are configured using a microprocessor in the PPS configuration scheme.



For more information on the PPS configuration scheme, refer to the *Configuration Handbook*.




Figure 2-11. Configuring FPGAs Using a Microprocessor

Note to Figure 2–11:

(1) Connect the pull-up resistors to a supply that provides an acceptable input signal for all devices in the chain.


When the HardCopy series device replaces the last FPGA of the configuration sequence (as shown in Figure 2–12), use the instant on or instant on after 50 ms mode. However, you must modify the microprocessor code to eliminate the configuration data for the last FPGA of the configuration chain.

Figures 2–12 and 2–13 show the HardCopy APEX device replacing APEX FPGAs either first or last in the configuration chain.

(1) Vcc V<sub>CC</sub> (1)  $1~\text{k}\Omega$ APEX 20KE or HardCopy APEX APEX 20KC Device Device MSELO MSELO Memory GND GND DATA[7..0] MSEL 1 MSEL 1 CONF\_DONE CONF\_DONE nSTATUS nSTATUS N.C. N.C. nCE nCEO nCE nCEO GŇD Microprocessor DATA[7..0] DATA[7..0] DCLK DCLK nCONFIG nCONFIG

Figure 2–12. Replacement of Last FPGA in the Chain With a HardCopy Series Device





Note to Figures 2–12 and 2–13:

(1) Connect the pull-up resistors to a supply that provides an acceptable input signal for all devices in the chain.

If the HardCopy series device is the first device in the chain as opposed to the second (as shown in Figure 2–13), you must take the following into consideration, depending on the HardCopy power-up option used.

- Instant on mode—The microprocessor program code must be modified to remove the configuration code relevant to the HardCopy series device. The microprocessor must delay sending the first configuration data word to the FPGA until the nCEO pin on the HardCopy series device is asserted. The microprocessor then loads the first configuration data word into the FPGA.
- Instant on after 50 ms mode—The boot-up time of the microprocessor must be greater than 50 ms. The HardCopy series device asserts the nCEO pin after the 50-ms delay which, in turn, enables the following FPGA. The microprocessor can send the first configuration data word to the FPGA after the FPGA is enabled.
- Emulation mode—This option should be used if the microprocessor code pertaining to the configuration of the above devices cannot be modified.


### HardCopy Stratix Device Replacing FPGA Configured in a JTAG Chain

In this example, the circuit connectivity is maintained and there are no changes made to the board. The HardCopy series device can use either of the following power-up options when applicable.

- Instant on mode—Use the instant on power up mode if the microprocessor code can be modified so that it treats the HardCopy series device as a non-configurable device. The microprocessor can achieve this by issuing a BYPASS instruction to the HardCopy series device. With the HardCopy series device in BYPASS mode, the configuration data passes through it to the downstream FPGAs.
- Configuration emulation mode—Use the configuration emulation power up mode if the microprocessor code pertaining to the configuration of the above devices cannot be modified. HC1S80, HC1S60, and HC1S25 devices do not support this mode.

Figure 2–14 shows an example where there are multiple Stratix FPGAs. These devices are connected using the JTAG I/O pins for each device, and programmed using the JTAG port. An on-board microprocessor generates the configuration data.

Figure 2–14. Configuring FPGAs in a JTAG Chain Using a Microprocessor Note (1)



### Notes to Figure 2-14:

- Stratix II, Stratix, and APEX 20K devices can be placed within the same JTAG chain for device programming and configuration.
- (2) Connect the nCONFIG, MSEL1, and MSEL2 pins to support a non-JTAG configuration scheme. If only JTAG configuration is used, connect nCONFIG to  $V_{CC}$ , and MSEL1, and MSEL2 to ground. Pull DATA0 and DCLK to either high or low.
- (3) nCE must be connected to GND or driven low for successful JTAG configuration.

Figure 2–15 shows an example where the first Stratix device in the JTAG chain is replaced by a HardCopy Stratix device.

<sup>V</sup>CC T ≨10 kΩ V<sub>C</sub>C Ţ ≶10 kΩ **≥**10 kΩ HardCopy Stratix Device Stratix Device Stratix Device nSTATUS. nSTATUS nSTATUS Memory (2) DATA0 DATA0 DATA0 ADDR DATA (2) (2)(2) **DCLK** DCLK DCI K (2) (2)(2) nCONFIG nCONFIG nCONFIG (2) MSEL2 (2)MSEL2 (2) MSEL2 CONF DONE CONF DONE CONF\_DONE (2) MSEL1 (2)MSEL1 (2) MSFI 1 MSEL0 MSEL0 MSEL0 Microprocessor nCF (3<u>)</u> [ (3) \_ (3) ⊥ TDO TDI TDI TMS TDI TMS TCK TCK TMS TCK

Figure 2–15. Replacement of the First FPGA in the JTAG Chain With a HardCopy Series Device Note (1)

### *Notes to Figure 2–15:*

- (1) Stratix II, Stratix, and APEX 20K devices can be placed within the same JTAG chain for device programming and configuration.
- (2) Connect the nCONFIG, MSEL1, MSEL1, and MSEL2 pins to support a non-JTAG configuration scheme. If only JTAG configuration is used, connect nCONFIG to V<sub>CC</sub>, and MSEL1, and MSEL2 to ground. Pull DATAO and DCLK to either high or low.
- (3) nCE must be connected to GND or driven low for successful JTAG configuration.

### HardCopy II Device Replacing Stratix II Device Configured With a Microprocessor

When replacing a Stratix II FPGA with a HardCopy II device, the HardCopy II device can only use the instant on and instant on after 50 ms modes. This example does not require any changes to the board. However, the microprocessor code must be modified to treat the HardCopy II device as a non-configurable device.

Figure 2–16 shows an example with two Stratix II devices configured using a microprocessor or MAX® II device and the FPP configuration scheme.



For more information on Stratix II configuration, refer to the *Configuration Handbook*.




Figure 2–16. Multiple-Device FPP Configuration Using a Microprocessor or MAX II Device

### Note to Figure 2-16:

(1) Connect the pull-up resistor to a supply that provides an acceptable input signal for all devices in the chain. The  $V_{CC}$  voltage meets the I/O standard's  $V_{IH}$  specification on the device and the external host.

Figure 2–17 shows how the first Stratix II device is replaced by a HardCopy II device. In this case, the microprocessor code must be modified to send configuration data only to the second device (the Stratix II device) of the configuration chain. The microprocessor can only send this data after its nCE pin is asserted by the first device (the HardCopy II device).




Figure 2–17. Replacement of the First FPGA in the FPP Configuration Chain With a HardCopy Series Device

### *Notes to Figure 2–17:*

- Connect the pull-up resistor to a supply that provides an acceptable input signal for all devices in the chain. The V<sub>CC</sub> voltage meets the I/O standard's V<sub>IH</sub> specification on the device and the external host.
- (2) The DATA [7..0] pins are not used on the HardCopy II device, but they preserve the pin assignment and direction from the Stratix II device, allowing drop-in replacement.

### Conclusion

HardCopy series devices can emulate a configuration sequence while maintaining the seamless migration benefits of the HardCopy methodology. Instant on mode, which is the simplest of the available options, provides ASIC-like operation at power on. This mode can be used in most cases without regard to the original FPGA configuration mode and without any hardware and/or software changes.

In some cases, however, a software revision and/or a board re-design may be necessary to guarantee that correct configuration data is sent to the remaining programmable devices. Such modifications are easily made in the early stages of the board design process if it is determined that one or more of the FPGAs will be replaced with an equivalent HardCopy series device. Board-design techniques like jumper connectors and  $0\text{-}\Omega\text{-}\text{resistors}$  enable such modifications without the necessity to re-design the board.

The instant on after 50 ms mode is suitable in cases where a delay is necessary to accommodate the configuration device to become operational, or to allow one or more pre-determined events to be completed before the HardCopy series device asserts its CONF DONE pin.

Finally, the emulation mode is the option to choose if software or hardware modifications are not possible. In such cases, the HardCopy series device co-exists with other FPGAs.

### Document Revision History

Table 2–9 shows the revision history for this chapter.

Table 2–9. Document Revision History (Part 1 of 2)					
Date and Document Version	Changes Made	Summary of Changes			
September 2008, v2.5	Updated chapter number and metadata.	_			
June 2007, v2.4	Minor text edits.	_			
December 2006 v2.3	Added revision history.	_			
May 2006, v2.2	<ul> <li>Updated Tables 20-1, 20-3, and 2-5.</li> </ul>	_			
March 2006, v2.1	<ul> <li>Formerly chapter 16.</li> <li>Re-organized HardCopy Power-Up Options section to eliminate redundancy.</li> <li>Updated Figures 20-1, 20-2, and 20-3.</li> <li>UpdatedTables 20-1 to 20-5, and Table 20-7.</li> <li>Added Power Up Options Summary When Designing With HardCopy Series Devices section.</li> </ul>	_			
October 2005, v2.0	Moved from Chapter 15 to Chapter 16 in Hardcopy Series Device Handbook 3.2	_			

Table 2–9. Docume	Table 2–9. Document Revision History (Part 2 of 2)				
Date and Document Version	Changes Made	Summary of Changes			
January 2005, v2.0	<ul> <li>Chapter title changed to Power-Up Modes and Configuration Emulation in HardCopy Series Devices.</li> <li>Added HardCopy II device information.</li> <li>Updated external resistor requirements depending on chip configuration.</li> <li>Added reference to some control and option pins that carry over functions from the FPGA design and affect the HardCopy power up.</li> <li>Updated information on which HardCopy devices do not support emulation mode.</li> <li>Added Table 15–9 which lists what power up options are supported by FPGAs and their HardCopy counterpart.</li> <li>Added "Replacing One FPGA With One HardCopy Series Device", "Replacing One or More FPGAs With One or More HardCopy Series Devices in a Multiple-Device Configuration Chain", and "Replacing all FPGAs with HardCopy Series Devices in a Multiple-Device Configuration Chain" sections, including Tables 15-10 and 15-11, highlighting power up recommendations for each HardCopy series family.</li> </ul>				
June 2003, v1.0	Initial release of Chapter 15, Power-Up Modes and Configuration Emulation in HardCopy Series Devices.	_			



### Section II. HardCopy Design Center Migration Process

This section provides information about software support for HardCopy® Stratix® devices.

This section contains the following:

- Chapter 3, Back-End Design Flow for HardCopy Series Devices
- Chapter 4, Back-End Timing Closure for HardCopy Series Devices

### **Revision History**

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.

Altera Corporation Section II-1

Section II-2 Altera Corporation



### 3. Back-End Design Flow for HardCopy Series Devices

H51019-1.4

### Introduction

This chapter discusses the back-end design flow executed by the HardCopy® Design Center when developing your HardCopy series device. The chapter is divided into two sections:

- HardCopy II Back-End Design Flow
- HardCopy Stratix<sup>®</sup> and HardCopy APEX<sup>TM</sup> Back-End Design Flow



For more information on the HardCopy II, HardCopy Stratix, and HardCopy APEX families, refer to the respective sections for these families in the *HardCopy Series Handbook*.

### HardCopy II Back-End Design Flow

This section outlines the back-end design process for HardCopy II devices, which occurs in several steps. Figure 3–1 illustrates these steps. The design process uses both proprietary and third-party EDA tools. The HardCopy II device design flow is different from that of previous HardCopy families (HardCopy Stratix and HardCopy APEX devices). The following sections outline these differences.




Figure 3-1. HardCopy II Back-End Design Flow

### **Device Netlist Generation**

For HardCopy II designs, the Quartus® II software generates a complete Verilog gate-level netlist of your design. The HardCopy Design Center uses the netlist to start the migration process. HardCopy Stratix and HardCopy APEX designs use the SRAM Object file (.sof) to program the FPGA, as the primary starting point for generating the HardCopy device netlist.

HardCopy Stratix and HardCopy APEX designs use the .sof file to program the FPGA, as the primary starting point for generating the HardCopy device netlist. In addition to the Verilog gate level netlist and the .sof file, the Quartus II software generates additional information as part of the design database submitted to the HardCopy Design Center. This information includes timing constraints, placement constraints, global routing information, and much more. Generation of this database provides the HardCopy Design Center with the necessary information to complete the design of your HardCopy II device.

### **Design for Testability Insertion**

The HardCopy Design Center inserts the necessary test structures into the HardCopy II Verilog netlist. These test structures include full-scan capable registers and scan chains, JTAG, and memory testing. After adding the test structures, the modified netlist is verified using third-party EDA formal verification software against the original Verilog netlist to ensure that the test structures have not broken your netlist functionality. The "Formal Verification of the Processed Netlist" section explains the formal verification process.

### **Clock Tree and Global Signal Insertion**

Along with adding testability, the HardCopy Design Center adds an additional local layer of clock tree buffering to connect the global clock resources to the locally placed registers in the design. Global signals with high fan-out may also use dedicated Global Clock Resources built into the base layers of all HardCopy II devices. The HardCopy Design Center does local buffering.

### Formal Verification of the Processed Netlist

After all design-for-testability logic, clock tree buffering, and global signal buffering are added to the processed netlist, the HardCopy Design Center uses third-party EDA formal verification software to compare the processed netlist with your submitted Verilog netlist generated by the Quartus II software. Added test structures are constrained to bypass mode during formal verification to verify that your design's intended functionality was not broken.

### **Timing and Signal Integrity Driven Place and Route**

Placement and global signal routing is principally done in the Quartus II software before submitting the HardCopy II design to the HardCopy Design Center. Using the Quartus II software, you control the placement and timing driven placement optimization of your design. The Quartus II software also does global routing of your signal nets, and passes this information in the design database to the HardCopy Design Center to do the final routing. After submitting the design to the HardCopy Design Center, Altera® engineers use the placement and global routing information provided in the design database to do final routing and timing closure and to perform signal integrity and crosstalk analysis. This may require buffer and delay cell insertion in the design through an engineering change order (ECO). The resulting post-place and route netlist is verified again with the source netlist and the processed netlist to guarantee that functionality was not altered in the process.

### **Parasitic Extraction and Timing Analysis**

After doing placement and routing on the design by the HardCopy Design Center, it generates the gds2 design file and extracts the parasitic resistance and capacitance values for timing analysis. Parasitic extraction uses the physical layout of the design stored in a <code>.gds2</code> file to extract these resistance and capacitance values for all signal nets in the design. The HardCopy Design Center uses these parasitic values to calculate the path delays through the design for static timing analysis and crosstalk analysis.

### **Layout Verification**

When the Timing Analysis reports that all timing requirements are met, the design layout goes into the final stage of verification for manufacturability. The HardCopy Design Center performs physical Design Rule Checking (DRC), antenna checking of long traces of signals in the layout, and a comparison of layout to the design netlist, commonly referred to as Layout Versus Schematic (LVS). These tasks guarantee that the layout contains the exact logic represented in the place-and-route netlist, and the physical layout conforms to 90-nm manufacturing rules.


### **Design Signoff**

The Altera HardCopy II back-end design methodology has a thorough verification and signoff process, guaranteeing your design's functionality. Signoff occurs after confirming the final place-and-route netlist functional verification, confirming layout verification for manufacturability, and the timing analysis reports meeting all requirements. After achieving all three signoff points, Altera begins the manufacturing of the HardCopy II devices.

### HardCopy Stratix and HardCopy APEX Migration Flow

Design migration for HardCopy Stratix and HardCopy APEX devices occurs in several steps, outlined in this section and shown in Figure 3–2. The migration process uses both proprietary and third-party EDA tools.

Figure 3–2. HardCopy Stratix and HardCopy APEX Migration Flow Diagram



### **Netlist Generation**

For HardCopy Stratix and HardCopy APEX designs, Altera migrates the Quartus II software-generated .sof file to a Verilog HDL structural netlist that describes how the following structural elements are configured in the design and how each structural element is connected to other structural elements:

- Logic element (LE)
- Phase-locked loop (PLL)
- Digital signal processing (DSP) block
- Memory block
- Input/output element (IOE)

The information that describes the structural element configuration is converted into a physical coordinate format so that metal elements can be implemented on top of the pre-defined HardCopy series device-base array. Using the .sof file for netlist extraction helps ensure that the HardCopy series device contains the same functional implementation that was used in the FPGA version of the design.

### **Testability Audit**

The Design Center performs an audit for testability violations when the Verilog HDL netlist is available. This audit ensures that all built-in scan chain structures will work reliably while testing the HardCopy series devices. Certain circuit structures, such as gated clocks, gated resets, oscillators, pulse generators, or other types of asynchronous circuit structures makes the performance of scan chain structures unreliable. During the testability audit, all such circuit structures are detected and disabled when the device is put into test mode.

### **Placement**

Beginning with version 4.2, the Quartus II software supports all HardCopy series devices. The HardCopy Timing Optimization Wizard in the Quartus II software is used for HardCopy Stratix devices and generates placement information of the design when it is mapped to the HardCopy Stratix base array. This placement information is read in and directly used by the place-and-route tool during migration to the equivalent HardCopy Stratix device.



For more information on how to use the HardCopy Timing Optimization Wizard, refer to the *Quartus II Support for HardCopy Stratix Devices* chapter. For more information on Quartus II features for HardCopy II devices, refer to the *Quartus II Support for HardCopy II Devices* chapter.

To generate placement data, the Quartus II software uses the .sof file to generate the netlist, as described in "Netlist Generation" on page 3–6. The netlist is then read into a place-and-route tool. The placement optimization is based on the netlist connectivity and the design's timing constraints. The placement of all IOEs is fixed. After placement is complete, the Quartus II software generates the scan chain ordering information so the scan paths can be connected.

#### **Test Vector Generation**

Memory test vectors and memory built-in self-test (BIST) circuitry ensure that all memory bits function correctly. Automatic test pattern generation (ATPG) vectors test all LE, DSP, and IOE logic. These vectors ensure that a high stuck-at-fault coverage is achieved. The target fault coverage for all HardCopy Stratix devices is near 100%.

When the testability audit is successfully completed and the scan chains have been re-ordered, the Design Center can generate memory and ATPG test vectors. When test vector generations are complete, they are simulated to verify their correctness.

#### **Routing**

Routing involves generating the physical interconnect between every element in the design. At this stage, physical design rule violations are fixed. For example, nodes with large fan-outs need to be buffered. Otherwise, these signal transition times are too slow, and the device's power consumption increases. All other types of physical design rule violations are also fixed during this stage, such as antenna violations, crosstalk violations, and metal spacing violations.

## **Extracted Delay Calculation**

Interconnect parasitic capacitance and resistance information is generated after the routing is complete. This information is then converted into a Standard Delay File (.sdf) with a delay calculation tool, and timing is generated for minimum and maximum delays.

## **Static Timing Analysis and Timing Closure**

The design timing is checked and corrected after place and route using the post-layout generated **.sdf** file. Setup time violations are corrected in two ways. First, extra buffers can be inserted to speed up slow signals. Second, if buffer insertion does not completely fix the setup violation, the placement can be re-optimized.

Setup time violations are rare in HardCopy II and HardCopy Stratix devices because the die sizes are considerably smaller than the equivalent Stratix II and Stratix devices. Statistically, the interconnect loading and distance is much smaller in HardCopy Stratix devices, so the device operates at a higher clock frequency. Hold-time violations are fixed by inserting delay elements into fast data paths.

As part of the timing analysis process, crosstalk analysis is also performed to remove any crosstalk effects that could be encountered in the device after it has been manufactured. This ensures signal integrity in the device resulting in proper functionality and satisfactory performance.

After implementing all timing violation corrections in the netlist, the place and route is updated to reflect the changes. This process is repeated until all timing violations are removed. Typically, only a single iteration is required after the initial place and route. Finally, static functional verification is tested after this stage to double-check the netlist integrity.

#### **Formal Verification**

After any change to the netlist, you must verify its integrity through static functional verification (or formal verification) techniques. These techniques show whether two versions of a design are functionally identical when certain constraints are applied. For example, after test fixes, the netlist must be logically equivalent to the netlist state before test fixes, when the test mode is disabled. This technique does not rely on any customer-supplied functional simulation vectors. Altera uses third-party formal verification software to confirm that the back-end implementation matches the netlist generated from the FPGA's .sof programming file.

## **Physical Verification**

Before manufacturing the metal customization layers, the physical programming information must be verified. This stage involves cross-checking for physical design rule violations in the layout database, and also checking that the circuit was physically implemented correctly. These processes are commonly known as running design rule check and layout-versus-schematic verification.

# Manufacturing


Metallization masks are created to manufacture HardCopy series devices. After manufacturing, the parts are tested using the test vectors that were developed as part of the implementation process.

## **Testing**

HardCopy series devices are fully tested as part of the manufacturing process. Testing does not require user-specific simulation vectors, because every HardCopy series device utilizes full scan path technology. This means that every node inside the device is both controllable and observable through one or more of the package pins of the device. The scan paths, or "scan chains," are exercised through ATPG. This ensures a high-confidence level in the detection of all manufacturing defects.

Every register in the HardCopy series device belongs to a scan chain. Scan chains are test features that exist in ASICs to ensure that there is access to all internal nodes of a design. With scan chains, defective parts can be screened out during the manufacturing process. Scan chain registers are constructed by combining the original FPGA register with a 2-to-1 multiplexer. In normal user mode, the multiplexer is transparent to the user. In scan mode, the registers in the device are connected into a long-shift register so that automatic test pattern generation vectors can be scanned into and out of the device. Several independent scan chains exist in the HardCopy series device to keep scan chain lengths short, and are run in parallel to keep tester time per device short. Figure 3–3 shows a diagram of a scan register.

Figure 3-3. HardCopy Stratix Scan Chain Circuitry



In addition to the scan circuitry (Figure 3–3), which is designed to test all LEs and IOEs, both M512 and M4K blocks (Figure 3–4) have the same scan chain structure so that all bits inside the memory array are tested for correct operation. The M512 and M4K RAM bits are tested by scanning data into the M512 and M4K blocks' data\_in, write address (waddr), and read address (raddr) registers. After each vector has been scanned into the HardCopy Stratix device, a write enable (WE) pulse is generated to write the data into the M512 and M4K blocks. A read enable (RE) pulse is also generated to read data out of the M512 and M4K blocks. The data read back from the M512 and M4K blocks are scanned out of the device via the data\_out registers. Figure 3–4 shows the M512 and M4K blocks' scan chain connectivity.




Figure 3-4. HardCopy Stratix M512 and M4K Block Scan Chain Connectivity

For HardCopy APEX devices, every embedded system block (ESB) contains dedicated test circuitry so that all bits inside the memory array are tested for correct operation. Access to the ESB memory is also facilitated through scan chains. The ESB also offers an ESB test mode in which the ESB is reconfigured into a  $128 \times 16$  RAM block. In this mode, data is scanned into the ESB I/O registers and written into the ESB memory. For ESBs configured as product-term logic or ROM, the write-enable signal has no effect on the ESB memory array data. When the test mode is disabled (the default), the ESB reverts to the desired user functionality. Figure 3–5 shows the ESB test mode configuration.




Figure 3-5. HardCopy APEX ESB Test Mode Configuration

PLLs and M-RAM blocks are tested with BIST circuitry and test point additions. All test circuitry is disabled once the device is installed into the end user system so that the device then behaves in the expected normal functional mode.

# Unused Resources

Unused resources in a customer design still exist in the HardCopy base. However, these resources are configured into a "parked" state. This is a state where all input pins of an unused resource are tied off to  $V_{CC}$  or GND so that the resource is in a low-power state. This is achieved using the same metal layers that are used to configure and connect all resources used in the design.

## Conclusion

The HardCopy series back-end design methodology ensures that your design seamlessly migrates from your prototype FPGA to a HardCopy device. This methodology, matched with Altera's unique FPGA prototyping and migration process, provides an excellent way for you to develop your design for production.



For more information about how to start building your HardCopy series design, contact your Altera Field Applications Engineer.



For more information on HardCopy products and solutions, refer to the *HardCopy Series Handbook*.

# Document Revision History

Table 3–1 shows the revision history for this chapter.

Table 3–1. Document Revision History		
Date and Document Version	Changes Made	Summary of Changes
September 2008, v1.4	Update chapter number and metadata.	_
June 2007, v1.3	Minor text edits.	_
December 2006 v1.2	Added revision history.	_
March 2006	Formerly chapter 13; no content change.	_
October 2005 v1.1	<ul><li> Graphic updates</li><li> Minor edits</li></ul>	_
January 2005 v1.0	Initial release of Chapter 13, Back-End Design Flow for HardCopy Series Devices.	_



# 4. Back-End Timing Closure for HardCopy Series Devices

H51013-2.4

#### Introduction

Back-end implementation of HardCopy<sup>®</sup> series devices meet design requirements through a timing closure process similar to the methodology used for today's standard cell ASICs.

The Quartus® II software provides a pre-layout estimation of your HardCopy design performance and then the Altera® HardCopy Design Center uses industry leading EDA software to complete the back-end layout and extract the final timing results prior to tape-out.



For more information on the HardCopy back-end design flow, refer to the *HardCopy Series Back-End Design Flow* chapter in the *HardCopy Series Device Handbook*.

This chapter describes how Altera ensures that HardCopy series devices meet their required timing performance.

#### Timing Analysis of HardCopy Prototype Device

You should perform timing analysis on the FPGA prototype implementation of the design before migrating to HardCopy. For HardCopy II designs, timing analysis should also be performed after successfully fitting the design in a HardCopy II device with Quartus II software. Timing analysis determines whether the design's performance meets the required timing goals.

The timing analysis must be done for both setup and hold time checks on all design paths, including internal paths and input and output paths. Measuring these parameters against performance goals ensures that the FPGA design functions as planned in the end-target system.



For more information on timing analysis of Altera devices, refer to the *Timing Analysis* section in volume 3 of the *Quartus II Handbook*.

After the FPGA design is stabilized, fully tested in-system and satisfies the HardCopy series design rules, the design can be migrated to a HardCopy series device. Altera performs rigorous timing analysis on the HardCopy series device during its implementation, ensuring that it meets the required timing goals. Because the critical timing paths of the HardCopy version of a design may be different from the corresponding paths in the FPGA version, meeting the required timing goals constrained in the Quartus II software is particularly important. Additional

performance gains are design dependent, and the percentage of performance improvement can be different for each clock domain of your design.

Timing differences between the FPGA design and the equivalent HardCopy series device can exist for several reasons. While maintaining the same set of features as the corresponding FPGA, HardCopy series devices have a highly optimized die size to make them as small as possible. Because of the customized interconnect structure that makes this optimization possible, the delay through each signal path is different from the original FPGA design.

#### **Cell Structure**

Meeting system timing goals in an ASIC design can be very challenging and can easily consume many months of engineering effort. The slower development process exists because, in today's silicon technology (0.18  $\mu m$ , 0.13  $\mu m$ , and 90 nm), the delay associated with interconnect dominates the delay associated with the transistors used to make the logic gates. Consequently, ASIC performance is sensitive to the physical placement and routing of the logic blocks that make up the design.

#### HardCopy II

HardCopy II devices use timing constraints to drive placement and routing of logic into the fabric of HCells. Each Stratix II Adaptive Look-up Table (ALUT) is implemented in HCell Macros in the HardCopy II device. HCell Macros are pre-defined and characterized libraries built out of HCells. The Quartus II software performs the placement and global routing of all HCell Macros and this information is forward-annotated to the HardCopy Design Center for final back-end implementation and timing closure.

## HardCopy Stratix, HardCopy APEX

HardCopy Stratix® and HardCopy APEX<sup>TM</sup> are structurally identical to their respective FPGA counterparts. There is no re-synthesis or library re-mapping required. Since the interconnect lengths are much smaller in the HardCopy series device than they are in the FPGA, the place-and-route engine compiling the HardCopy series design has a considerably less difficult task than it does in an equivalent ASIC development. Coupled with detailed timing constraints, the place-and-route is timing driven.

# Clock Tree Structure

The following section describes the clock tree structure for the HardCopy device family.

#### HardCopy II

HardCopy II devices offer a fine-grained architecture of HCells which are used to build HCell Macros for standard logic functions. The pre-built metal layers of HardCopy II devices contain the same global clock tree resources as those available in Stratix II devices, though they are smaller in HardCopy II devices because of the difference in die size. The top levels of the dedicated global clock networks in HardCopy II are pre-routed in the non-custom metal layers. The lowest level of clock tree buffering and routing is done using custom metal routing. Local buffering can be done using HCell Macros to fix any clock skew issues. HCell Macros are used to create registers, and local custom routing is needed to connect the clock networks to these HCell Macro registers. These tasks are performed as part of the HardCopy Design Center process.

#### HardCopy Stratix

HardCopy Stratix devices have the same global clock tree resources as Stratix FPGA devices. The construction of non-customizable layers of silicon minimizes global clock tree skew. HardCopy Stratix devices with clock trees using global clock resources have smaller clock insertion delay than Stratix FPGA devices because the HardCopy Stratix devices have a smaller die area. The use of clock tree synthesis to build small localized clock trees using the existing buffer resources in HardCopy Stratix devices automatically implements clock trees using fast regional clock resources in Stratix FPGA devices.

## **HardCopy APEX**

The HardCopy APEX device architecture is based on the APEX 20KE and APEX 20KC devices. The same dedicated clock trees (CLK[3..0]) that exist in APEX 20KE and APEX 20KC devices also exist in the corresponding HardCopy APEX device. These clock trees are carefully designed and optimized to minimize the clock skew over the entire device. The clock tree is balanced by maintaining the same loading at the end of each point of the clock tree, regardless of what resources (logic elements [LEs], embedded system blocks [ESBs], and input/output elements [IOEs]) are used in any design. The insertion delay of the HardCopy APEX dedicated clock trees is marginally faster than in the corresponding APEX 20KE or APEX 20KC FPGA device because of the smaller footprint of the HardCopy device silicon. This difference is less than 1 ns.

Because there is a large area overhead for the global signals that may not be used on every design, the FAST bidirectional pins (FAST [3..0]) do not have dedicated pre-built clock or buffer trees in HardCopy APEX devices. If any of the FAST signals are used as clocks, the place-and-route tool synthesizes a clock tree after the placement of the design has occurred. The skew and insertion delay of these synthesized clock trees is carefully controlled, ensuring that the timing requirements of the design are met. You can also use the FAST signals as high fan-out reset or enable signals. For these cases, skew is usually less important than insertion delay. To reiterate, a buffer tree is synthesized after the design placement.

The clock or buffer trees that are synthesized for the FAST pins are built out of special cells in the HardCopy APEX base design. These cells do not exist in the FPGA, and they are used in the HardCopy APEX design exclusively to meet timing and testing goals. They are not available to make any logical changes to the design as implemented in the FPGA. These resources are called the strip of auxiliary gates (SOAG). There is one strip per MegaLAB™ structure in HardCopy APEX devices. Each SOAG consists of a number of primitive cells, and there are approximately 10 SOAG primitive cells per logic array block (LAB). Several SOAG primitives can be combined to form more complex logic, but the majority of SOAG resources are used for buffer tree, clock tree, and delay cell generation.



For detailed information on the HardCopy APEX series device architecture, including SOAG resources, refer to the *HardCopy APEX Device Family Data Sheet* section in volume 1 of the *HardCopy Series Handbook*.

# Importance of Timing Constraints

After capturing the information, Altera directly checks all timing of the HardCopy series device before tape-out occurs. It is important to constrain the FPGA and HardCopy devices for the exact timing requirements that need to be achieved. Timing violations seen in the Quartus II project or in the HardCopy Design Center migration process must be fixed or waived prior to the design being manufactured.

## **Correcting Timing Violations**

After generating the customized metal interconnect for the HardCopy series device, Altera checks the design timing with a static timing analysis tool. The static timing analysis tool reports timing violations and then the HardCopy Design Center corrects the violations.

#### **Hold-Time Violations**

Because the interconnect in a HardCopy series device is customized for a particular application, it is possible that hold-time (tH) violations exist in the HardCopy series device after place-and-route occurs. A hold violation exists if the sum of the delay in the clock path between two registers plus the micro hold time of the destination register is greater than the delay of the data path from the source register to the destination register. The following equation describes this relationship.

tH slack = data delay - clock delay - μtH

If a negative slack value exists, a hold-time violation exists. Any hold-time violation present in the HardCopy series design database after the interconnect data is generated is removed by inserting the appropriate delay in the data path. The inserted delay is large enough to guarantee no hold violation under fast, low-temperature, high-voltage conditions.

#### An Example HardCopy APEX Hold-Time Violation Fix

Table 4–1 shows an example report of a Synopsys PrimeTime static timing analysis of a HardCopy APEX design. The first report shows that the circuit has a hold-time violation and a negative slack value. The second result shows the timing report for the same path after fixing the hold violation. Part of the HardCopy implementation process is to generate the instance and cell names shown in these reports. The physical location of those elements in the device determines the generation of the names.

Table 4–1. HardCopy APEX Static Timing Analysis Before Hold-Time Violation Fix

Startpoint: GR23\_GC0\_L19\_LE1/um6

(falling edge-triggered flip-flop clocked by CLKO')

Endpoint: GR23 GC0 L20 LE8/um6

(falling edge-triggered flip-flop clocked by CLKO')

Path Group: CLKO Path Type: min


racii rype: mrii			
Point	Incr	Path	Reference Point (1)
clock CLKO' (fall edge)	0.00	0.00	
clock network delay (propagated)	2.15	2.15	(1)
GR23_GC0_L19_LE1/um6/clk (c1110)	0.00	2.15 f	(2)
GR23_GC0_L19_LE1/um6/regout (c1110)	0.36 *	2.52 r	(2)
GR23_GC0_L19_LE1/REGOUT (c1000_2d7a8)	0.00	2.52 r	(2)
GR23_GC0_L20_LE8/LUTD (c1000_56502)	0.00	2.52 r	(3)
GR23_GC0_L20_LE8/um1/datad (indsim)	0.01 *	2.52 r	(3)
GR23_GC0_L20_LE8/um1/ndsim (indsim)	0.01 *	2.53 f	(3)
GR23_GC0_L20_LE8/um5/ndsim (mxcascout)	0.00 *	2.53 f	(3)
GR23_GC0_L20_LE8/um5/cascout	0.06 *	2.59 f	(3)
GR23_GC0_L20_LE8/um6/dcout (c1110)	0.00 *	2.59 f	(3)
data arrival time		2.59	
clock CLKO' (fall edge)	0.00	0.00	
clock network delay (propagated)	2.17	2.17	(4)
clock uncertainty	0.25	2.42	(5)
GR23_GC0_L20_LE8/um6/clk (c1110)		2.42 f	(6)
library hold time	0.37 *	2.79	_
data required time		2.79	
data arrival time		2.59	_
data required time		-2.79	
slack (VIOLATED)		-0.20	_

#### *Note to Table 4–1:*

<sup>(1)</sup> This column does not exist in the actual report. It is included in this document to provide corresponding reference points to Figure 4–1.

Figure 4–1 shows the circuit described by the Table 4–1 static timing analysis report.

Figure 4–1. Circuit With a Hold-Time Violation



Placing the values from the static timing analysis report into the hold-time slack equation results in the following:

$$t_H$$
 slack = data delay – clock delay –  $\mu t_H$  
$$t_H \ slack = (2.15 + 0.36 + 0.08) - (2.17 + 0.25) - 0.37$$
 
$$t_H \ slack = -0.20 \ ns$$

This result shows that there is negative slack in this path, meaning that there is a hold-time violation of 0.20 ns.

After fixing the hold violation, the timing report for the same path is re-generated (Table 4–2). The netlist changes are in *bold italic* type.

Table 4–2. HardCopy APEX Static Timing Analysis After Hold-Time Violation Fix

Startpoint: GR23\_GC0\_L19\_LE1/um6

(falling edge-triggered flip-flop clocked by CLKO')

Endpoint: GR23 GC0 L20 LE8/um6

(falling edge-triggered flip-flop clocked by CLKO')

Path Group: CLKO Path Type: min

Static Timing Analysis After Hold-Time Violation Fix

Point	Incr	Path	Reference Point (1)
clock CLKO' (fall edge)	0.00	0.00	(1)
clock network delay (propagated)	2.15	2.15	(1)
GR23 GC0 L19 LE1/um6/clk (c1110)	0.00	2.15 f	(2)
GR23_GC0_L19_LE1/um6/regout (c1110)	0.36 *	2.52 r	(2)
GR23_GC0_L19_LE1/REGOUT (c1000_2d7a8)	0.00	2.52 r	(2)
thc_916/A (de105)	0.01 *	2.52 r	(3)
thc_916/Z (de105)	0.25 *	2.78 r	(3)
GR23_GC0_L20_LE8/LUTD (c1000_56502)	0.00	2.78 r	(3)
GR23_GC0_L20_LE8/um1/datad (indsim)	0.01 *	2.78 r	(3)
GR23_GC0_L20_LE8/um1/ndsim (indsim)	0.01 *	2.79 f	(3)
GR23_GC0_L20_LE8/um5/ndsim (mxcascout)	0.00 *	2.79 f	(3)
GR23_GC0_L20_LE8/um5/cascout (mxcascout)	0.06 *	2.85 f	(3)
GR23_GC0_L20_LE8/um6/dcout (c1110)	0.00 *	2.85 f	(3)
data arrival time		2.85	
clock CLKO' (fall edge)	0.00	0.00	
clock network delay (propagated)	2.17	2.17	(4)
clock uncertainty	0.25	2.42	(5)
GR23_GC0_L20_LE8/um6/clk (c1110)		2.42 f	(6)
library hold time	0.37 *	2.79	
data required time		2.79	
data arrival time		2.85	
data required time		-2.79	
slack (MET)		0.06	

#### *Note to Table 4–2:*

<sup>(1)</sup> This column does not exist in the actual report. It is included in this document to provide corresponding reference points to Figure 4–2.

Figure 4–2 shows the circuit described by the Table 4–2 static timing analysis report.

(2) (4) (3) Data Path Delay (1) tн t<sub>co</sub> Clock 0.37 Delay 2.15 (7) Clock Delay 2.17 (+0.25)

Figure 4–2. Circuit Including a Fixed Hold-Time Violation

Placing the values from the static timing analysis report into the hold-time slack equation, results in the following.

 $t_H$  slack = data delay – clock delay –  $\mu t_H$   $t_H$  slack = (2.15 + 0.36 + 0.26 + 0.08) – <math>(2.17 + 0.25) – 0.37  $t_H$  slack = + 0.06 ns

In this timing report, the slack of this path is reported as 0.06 ns. Therefore, this path does not have a hold-time violation. This path was fixed by the insertion of a delay cell (del05) into the data path, which starts at the REGOUT pin of cell GR23\_GC0\_L19\_LE1 and finishes at the LUTD input of cell GR23\_GC0\_L20\_LE8. The instance name of the delay cell in this case is the 916.



This timing report specifies a clock uncertainty of 0.25 ns, and adds extra margin during the hold-time calculation, making the design more robust. This feature is a part of the static timing analysis tool, not of the HardCopy series design.

The SOAG resources that exist in the HardCopy APEX base design create the delay cell. The HardCopy Stratix base design contains auxiliary buffer cells of varying drive strength used to fix setup and hold time violations.

#### **Setup-Time Violations**

A setup violation exists if the sum of the delay in the data path between two registers plus the micro setup time  $(t_{SU})$  of the destination register is greater than the sum of the clock period and the clock delay at the destination register. The following equation describes this relationship:

 $t_{SU}$  slack = clock period + clock delay - (data delay +  $\mu t_{SU}$ )

If there is a negative slack value, a setup-time violation exists. Several potential mechanisms can cause a setup-time violation. The first is when the synthesis tool is unable to meet the required timing goals. However, a HardCopy series design does not rely on any re-synthesis to a new cell library; synthesis results are generated as part of the original FPGA design, meaning that the HardCopy implementation of a design uses exactly the same structural netlist as its FPGA counterpart. For example, if you used a particular synthesis option to ensure that a particular path only contain a certain number of logic levels, the HardCopy series design contains exactly the same number of logic levels for that path. Consequently, if the FPGA was free of setup-time violations, no setup-time violations will occur in the HardCopy series device due to the netlist structure.

The second mechanism that can cause setup-time violations is differing placement of the resources in the netlist for the HardCopy series device compared to the original FPGA. This scenario is extremely unlikely as the place-and-route tool used during the HardCopy implementation performs timing-driven placement. In extreme cases, some manual placement modifications are necessary. The placement is performed at the LAB and ESB level, meaning that the placement of logic cells inside each LAB is fixed, and is identical to the placement of the FPGA. IOEs have fixed placement to maintain the pin and package compatibility of the original FPGA.

The third, and most likely, mechanism for setup-time violations occurring in the HardCopy series device is a signal with a high fan-out. In the FPGA, high fan-out signals are buffered by large drivers that are integral parts of the programmable interconnect structure. Consequently, a signal that was fast in the FPGA can be initially slower in the HardCopy version. The place-and-route tool detects these signals and automatically creates buffer trees using SOAG resources, ensuring that the heavily loaded, high fan-out signal is fast enough to meet performance requirements.

#### An Example HardCopy APEX Setup-Time Violation Fix

Table 4–3 shows the timing report for a path in a HardCopy APEX design that contains a high fan-out signal before the place-and-route process. Table 4–4 shows the timing report for a path that contains a high fan-out signal after the place-and-route process. Before the place-and-route process, there is a large delay on the high fan-out net driven by the pin  ${\tt GR12\_GC0\_L2\_LE4/REGOUT}$ . This delay is due to the large capacitive load that the pin has to drive. Figure 4–3 shows the timing report information.

Startpoint: GR12\_GC0\_L2\_LE4/um6

Table 4-3. HardCopy APEX Timing Report Before Place-and-Route Process


(falling edge-triggered flip-flop clocke Endpoint: GR4_GC0_L5_LE2/um6 (falling edge-triggered flip-flop clocke	-		
Path Group: clkx Path Type: max			
Point	Incr	Path	Reference Point (1)
clock clkx' (fall edge)	0.00	0.00	(1)
clock network delay (propagated)	2.18	2.18	(1)
GR12_GC0_L2_LE4/um6/clk (c1110)	0.00	2.18 f	(2)
GR12_GC0_L2_LE4/um6/regout (c1110)			(2)
GR12_GC0_L2_LE4/REGOUT (c1000_7f802) <-			(2)
GR4_GC0_L5_LE0/LUTC (c1000_0029a)			(3)
GR4_GC0_L5_LE0/um4/ltb (lt53b)	2.36	9.18 f	(3)
GR4_GC0_L5_LE0/um5/cascout (mxcascout)	0.07	9.24 f	(3)
GR4_GC0_L5_LE0/um2/COMBOUT (icombout)	0.09	9.34 r	(3)
GR4_GC0_L5_LE0/COMBOUT (c1000_0029a)	0.00	9.34 r	(3)
GR4_GC0_L5_LE2/LUTC (c1000_0381a)	0.00	9.34 r	(3)
GR4_GC0_L5_LE2/um4/ltb (lt03b)	0.40	9.73 r	(3)
GR4_GC0_L5_LE2/um5/cascout (mxcascout)	0.05	9.78 r	(3)
GR4_GC0_L5_LE2/um6/dcout (c1110)	0.00	9.78 r	(3)
data arrival time		9.79	(3)
clock clkx' (fall edge)	7.41	7.41	
clock network delay (propagated)	2.18	9.59	(4)
clock uncertainty	-0.25	9.34	(5)
GR4_GC0_L5_LE2/um6/clk (c1110)		9.34 f	(5)
Point	Incr	Path	Reference Point (1)
library setup time	-0.18	9.16	(6)
data required time		9.16	
data required time		9.16	
data arrival time		-9.79	
slack (VIOLATED)		-0.63	

#### Note to Table 4-3:

<sup>(1)</sup> This column does not exist in the actual report. It is included in this document to provide corresponding reference points to Figure 4–3.

Figure 4–3 shows the circuit that Table 4–3 static timing analysis report describes.

Figure 4–3. Circuit That Has a Setup-Time Violation



The timing numbers in this report are based on pre-layout estimated delays.

Placing the values from the static timing analysis report into the set-up time slack equation, results in the following.

 $t_{SU}$  slack = clock period + clock delay - (data delay + $\mu t_{SU}$ )

$$t_{SU}$$
 slack = 7.41 + (2.18 - 0.25) - (2.18 + 4.64 + 2.97 + 0.18)

$$t_{SU}$$
 slack =  $-0.63$  ns

This result shows that there is negative slack for this path, meaning that there is a setup-time violation of 0.63 ns.

After place-and-route, a buffer tree is constructed on the high fan-out net and the setup-time violation is fixed. Table 4–4 shows the timing report for the same path. The changes to the netlist are in *bold italic* type. Figure 4–4 shows more information on this timing report.

Table 4–4. HardCopy APEX Timing Report After the Place-and-Route Process


Startpoint: GR12 GC0 L2 LE4/um6 (falling edge-triggered flip-flop clocked by clkx') Endpoint: GR4 GC0 L5 LE2/um6 (falling edge-triggered flip-flop clocked by clkx') Path Group: clkx Path Type: max Point Path Reference Point (1) Incr 0.00 0.00 clock clkx' (fall edge) 2.73 2.73 (1)clock network delay (propagated) 0.00 2.73 f (2)GR12 GC0 L2 LE4/um6/clk (c1110) 0.69 \* 3.42 r (2)GR12 GC0 L2 LE4/um6/regout (c1110) 0.00 3.42 r (2)GR12 GC0 L2 LE4/REGOUT (c1000 7f802) <-0.06 \* 3.49 f (3)N1188 iv06 1 0/Z (iv06) 0.19 \* 3.68 r (3)N1188\_iv06\_2\_0/Z (iv06) 0.12 \* 3.80 f (3)N1188 iv06 3 0/Z (iv06) 0.10 \* 3.90 r (3) N1188 iv06 4 0/Z (iv06) 0.08 \* 3.97 f (3)N1188 iv06 5 0/Z (iv06) 1.16 \* 5.13 r (3)N1188 iv06 6 2/Z (iv06) 0.00 5.13 r (4)GR4 GC0 L5 LE0/LUTC (c1000 0029a) 1.55 \* 6.68 f (4)GR4 GC0 L5 LE0/um4/ltb (1t53b) (4) 0.06 \* 6.74 f GR4 GC0 L5 LE0/um5/cascout (mxcascout) 0.09 \* 6.84 r (4)GR4 GC0 L5 LE0/um2/COMBOUT (icombout) 0.00 6.84 r (4)GR4 GC0 L5 LE0/COMBOUT (c1000 0029a) 0.00 6.84 r (4)GR4 GC0 L5 LE2/LUTC (c1000 0381a) 7.24 r 0.40 \* (4)GR4 GC0 L5 LE2/um4/ltb (1t03b) 0.05 \* 7.28 r (4)GR4 GC0 L5 LE2/um5/cascout (mxcascout) 0.00 \* 7.28 r (4)GR4 GC0 L5 LE2/um6/dcout (c1110) 7.28 (4)data arrival time Path Reference Point (1) Incr Point 7.41 7.41 clock clkx' (fall edge) 2.74 10.15 (5)clock network delay (propagated) -0.25 9.90 (6)clock uncertainty 9.90 f GR4 GC0 L5 LE2/um6/clk (c1110) -0.20 \* 9.70 (7) library setup time 9.70 data required time 9.70 data required time -7.28data arrival time 2.42 slack (MET)

#### Note to Table 4-4:

This column does not exist in the actual report. It is included in this document to provide corresponding reference points to Figure 4-4.

The GR12\_GC0\_L2\_LE4/REGOUT pin now has the loading on it reduced by the introduction of several levels of buffering (in this case, six levels of inverters). The inverters have instance names similar to N1188\_iv06\_1\_0, and are of type iv06, as shown in the static timing analysis report. As a result, the original setup-time violation of -0.63 ns turned into a slack of +2.42 ns, meaning the setup-time violation is fixed. Figure 4-4 illustrates the circuit that the static timing analysis report shows. The buffer tree (buffer) is shown as a single cell.

Figure 4-4. Circuit Post Place-and-Route



Placing the values from the static timing analysis report into the setup-time slack equation, results in the following:

$$t_{SU}$$
 slack = clock period + clock delay - (data delay +  $\mu t_{SU}$ )

$$t_{SU}$$
 slack = 7.41 + (2.74 - 0.25) - (2.73 + 0.69 + 1.71 + 2.15 + 0.20)

$$t_{SU}$$
 Slack = +2.42 ns

This result shows that there is positive slack for this path, meaning that there is now no setup-time violation.


# **Timing ECOs**

In an ASIC, small incremental changes to a design database are termed engineering change orders (ECOs). In the HardCopy series design flow, ECOs are performed after the initial post-layout timing data is available.

You run static timing analysis on the design, which generates a list of paths with timing violations. An automatically updated netlist reflects changes that correct these timing violations (for example, the addition of delay cells to fix hold-time violations). After the netlist update, the updated place-and-route database reflects the netlist changes. The impact to this database is made minimal by maintaining all of the pre-existing placement and routing, and only changing the routing of newly inserted cells.

The parasitic (undesirable, but unavoidable) resistances and capacitances of the customized interconnect are extracted, and are used in conjunction with the static timing analysis tool to re-check the timing of the design. Detected crosstalk violations on signals are fixed by adding additional buffering to increase the setup or hold margin on victim signals. In-line buffering and small buffer tree insertion is done for signals with high fan-out, high transition times, or high capacitive loading. Figure 4–5 shows this flow in more detail.

Figure 4-5. ECO Flow Diagram



The back-end flow in HardCopy produces the final sign-off timing for your HardCopy device. The Quartus II software produces the timing report for HardCopy based on a global route and does not factor in exact physical parasitics of the routed nets, nor does it factor in the crosstalk effect that neighboring nets can have on interconnect capacitance.

## Conclusion

It is critical that you fully constrain your HardCopy series design for timing. Although HardCopy series devices are functionally equivalent to their FPGA prototype companion, they have inevitable timing differences. Fully constrained timing paths are a cornerstone of designing for HardCopy series devices.

Consult with Altera if you have questions on what areas to concentrate your efforts in to achieve timing closure within the Quartus fitter for HardCopy design submission.

# Document Revision History

Table 4–5 shows the revision history for this chapter.

Table 4–5.Document Revision History (Part 1 of 2)		
Date and Document Version	Changes Made	Summary of Changes
September 2008, v2.4	Updated chapter number and metadata.	_
June 2007, v2.3	Minor text edits.	_
December 2006 v2.2	Minor updates for the Quartus II software version 6.1.0     Moved Checking the HardCopy Series Device Timing section to Chapter 7	A minor update to the chapter, due to changes in the Quartus II software version 6.1 release; also, Checking the HardCopy Series Device Timing section moved to Chapter 7.
March 2006	Formerly chapter 17; no content change.	_
October 2005 v2.1	<ul> <li>Moved Chapter 16 Back-End Timing Closure for Hardcopy Series Devices to Chapter 17 in HardCopy Series Device Handbook release 3.2</li> <li>Updated graphics</li> <li>Minor edits</li> </ul>	_

Table 4–5.Document Revision History (Part 2 of 2)			
Date and Document Version	Changes Made	Summary of Changes	
January 2005 v2.0	<ul> <li>Chapter title changed to Back-End Timing Closure for HardCopy Series Devices.</li> <li>Sizes of silicon technology updated in "Timing Closure" on page 17–2.</li> <li>HardCopy® Stratix® and HardCopy APEX™ equivalence to their respective FPGA is updated on page 17–2.</li> <li>Stratix II migration added.</li> <li>Updated Table 17–2 on page 17–12.</li> <li>Updated last paragraph in "Timing ECOs" on page 17–18.</li> </ul>		
June 2003 v1.0	Initial release of Chapter 17, Back-End Timing Closure for HardCopy Series Devices.	_	