© 2012 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

The pin connection guidelines are considered preliminary. These pin connection guidelines should only be used as a recommendation, not as a specification. The use of the pin connection guidelines for any particular design should be verified for device operation, with the datasheet and Altera.

PLEASE REVIEW THE FOLLOWING TERMS AND CONDITIONS CAREFULLY BEFORE USING THE PIN CONNECTION GUIDELINES, "GUIDELINES") PROVIDED TO YOU. BY USING THESE GUIDELINES, YOU INDICATE YOUR ACCEPTANCE OF SUCH TERMS AND CONDITIONS, WHICH CONSTITUTE THE LICENSE AGREEMENT ("AGREEMENT") BETWEEN YOU AND ALTERA CORPORATION ("ALTERA"). IF YOU DO NOT AGREE WITH ANY OF THESE TERMS AND CONDITIONS, DO NOT DOWNLOAD, COPY, INSTALL, OR USE OF THESE GUIDELINES.

- 1. Subject to the terms and conditions of this Agreement, Altera grants to you the use of this pin connection guideline to determine the pin connections of an Altera[®] programmable logic device-based design. You may not use this pin connection guideline for any other purpose.
- 2. Altera does not guarantee or imply the reliability, or serviceability, of the pin connection guidelines or other items provided as part of these guidelines. The files contained herein are provided 'AS IS'. ALTERA DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
- 3. In no event shall the aggregate liability of Altera relating to this Agreement or the subject matter hereof under any legal theory (whether in tort, contract, or otherwise), exceed One US Dollar (US\$1.00). In no event shall Altera be liable for any lost revenue, lost profits, or other consequential, indirect, or special damages caused by your use of these guidelines even if advised of the possibility of such damages.
- 4. This Agreement shall be governed by the laws of the State of California, without regard to conflict of law or choice of law principles. You agree to submit to the exclusive jurisdiction of the courts in the County of Santa Clara, State of California for the resolution of any dispute or claim arising out of or relating to this Agreement. The parties hereby agree that the party who is not the substantially prevailing party with respect to a dispute, claim, or controversy relating to this Agreement shall pay the costs actually incurred by the substantially prevailing party in relation to such dispute, claim, or controversy, including attorneys' fees.

BY DOWNLOADING OR USING THESE GUIDELINES, YOU ACKNOWLEDGE THAT YOU HAVE READ THIS AGREEMENT, UNDERSTAND IT, AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. YOU AND ALTERA FURTHER AGREE THAT IT IS THE COMPLETE AND EXCLUSIVE STATEMENT OF THE AGREEMENT BETWEEN YOU AND ALTERA, WHICH SUPERSEDES ANY PROPOSAL OR PRIOR AGREEMENT, ORAL OR WRITTEN, AND ANY OTHER COMMUNICATIONS BETWEEN YOU AND ALTERA RELATING TO THE SUBJECT MATTER OF THIS AGREEMENT.

Pin Connection Guidelines Agreement © 2012 Altera Corporation. All rights reserved.

Cyclone V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines		
Clock and PLL Pins					
CLK[0:11][p:n] I/O, Clock		Dedicated positive and negative clock input pins that can also be used for data inputs or outputs. When used as differential inputs, these pins support OCT Rd. When used as single-ended inputs, these pins support OCT Rt. When used as single-ended outputs, these pins support OCT Rs. When you use the single-ended I/O standard, only the CLK[0:11]p pins serve as the dedicated input pins to the PLL. The programmable weak pull-up resistor is available for single-ended I/O usage.	When you do not use these pins, Altera recommends tying them to GND or leave them unconnected. If there pins are unconnected, use the Quartus II software programmable options to internally bias these pins. These pins can be reserved as inputs tri-state with the weak pull-up resistor enabled, or as outputs driving GND. Some CLK input pins share dual-purpose functionality with FPLL_[BL,BR,TL,TR]_FB pins. For more information, refer to the specific device pinout file. Not all pins are available in each device density and package combination. For details, refer to the specific device pinout file.		
FPLL_[BL,BR,TL,TR]_CLKOUTO, FPLL_[BL,BR,TL,TR]_CLKOUTp, FPLL_[BL,BR,TL,TR]_FB	I/O, Clock	Dual-purpose I/O pins that can be used as two single-ended clock output pins, one differential clock output pair, or one single-ended feedback input pin.	When you do not use these pins, Altera recommends tying them to GND or leave them unconnected. If these pins are unconnected, use the Quartus II software programmable options to internally bias these pins. These pins can be reserved as inputs tri-state with the weak pull-up resistor enabled, or as outputs driving GND.		
FPLL_[BL,BR,TL,TR]_CLKOUT1, FPLL_[BL,BR,TL,TR]_CLKOUTn	I/O, Clock	Dual-purpose I/O pins that can be used as two single-ended clock output pins or one differential clock output pair.	When you do not use these pins, Altera recommends tying them to GND or leave them unconnected. If these pins are unconnected, use the Quartus II software programmable options to internally bias these pins. These pins can be reserved as inputs tri-state with the weak pull-up resistor enabled, or as outputs driving GND.		
Dedicated Configuration/JTAG Pins	•				
MSEL[0:4]			When you use these pins, tie these pins directly to VCCPGM or GND to get the combination for the configuration scheme as specified in the "Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices" chapter in the Cyclone V Device Handbook. These pins are not used in the JTAG configuration scheme. Tie the MSEL pins to GND if your device is using the JTAG configuration scheme.		
AS_DATA0/ ASDO/ DATA0	Bidirectional	In a passive serial (PS) or fast passive parallel (FPP) configuration scheme, DATA0 is a dedicated input data pin. In an active serial (AS) x1 and AS x4 configuration schemes, AS_DATA0 and ASDO are dedicated bidirectional data pins.	When you do not use this pin, Altera recommends leaving the pins unconnected.		
AS_DATA[1:3]/ DATA[1:3]	Bidirectional	In an AS configuration scheme, AS_DATA[1:3] pins are used. In an FPP x8 or FPP x16 configuration scheme, the DATA[1:3] pins are used.	When you do not use this pin, Altera recommends leaving the pins unconnected.		
nCSO/ DATA4	Output	In an AS configuration scheme, the nCSO pin is used. nCSO drives the control signal from the Cyclone V device to the EPCS or EPCQ device in the AS configuration scheme. In an FPP configuration scheme, the DATA4 pin is used.	When you are not programming the device in the AS configuration scheme, the nCSO pin is not used. When you do not use this pin as an output pin, Altera recommends leaving the pin unconnected.		
nCE	Input	nCE is an active-low chip enable pin. When nCE is low, the device is enabled. When nCE is high, the device is disabled.	In a multi-device configuration, the nCE pin of the first device is tied low while its nCEO pin drives the nCE pin of the next device in the chain. In a single-device configuration and JTAG programming, connect the nCE pin to GND.		
nCONFIG	Input	Pulling this pin low during configuration and user mode causes the Cyclone V device to lose its configuration data, enter a reset state, and tri-states all the I/O pins. A high-to-low logic initiates a reconfiguration.	When you use the nCONFIG pin in a passive configuration scheme, connect the pin directly to the configuration controller. When you use the nCONFIG pin in an AS configuration scheme, connect the pin through a 10-kΩ resistor tied to VCCPGM. When you do not use the nCONFIG pin, connect the pin directly or through a 10-kΩ resistor to VCCPGM. During JTAG programming, the nCONFIG status is ignored.		

Cyclone V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines		
CONF_DONE	Bidirectional (open-drain)	As a status output, the CONF_DONE pin drives low before and during configuration. After all configuration data is received without error and the initialization cycle starts, the CONF_DONE pin is released.	Connect an external 10-kΩ pull-up resistor to VCCPGM. VCCPGM must be high enough to meet the VIH specification of the I/O on the device and the external host.		
		As a status input, the CONF_DONE pin goes high after all data is received. Then the device initializes and enters user mode.			
		This pin is not available as a user I/O pin.			
nCEO	I/O, Output (open-drain)	Dual-purpose open-drain output pin. This pin drives low when device configuration completes.	During multi-device configuration, this pin feeds the nCE pin of the next device in the chain. If this pin is not feeding the nCE pin of the next device, you can use this pin as a regular I/O pin. In a single-device configuration, use this pin as a regular I/O pin. During single-device configuration, you may leave this pin floating. Connect this pin to an external $10-k\Omega$ pull-up resistor to VCCPGM.		
nSTATUS	Bidirectional (open-drain)	The Cyclone V device drives the nSTATUS pin low immediately after power-up and releases it after the Cyclone V device exits power-on reset (POR). As a status output, the nSTATUS pin is pulled low to indicate an	Connect an external 10-k\(\Omega\) pull-up resistor to VCCPGM. VCCPGM must be high enough to meet the VIH specification of the I/O on the device and the external host.		
		error during configuration.			
		As a status input, the device enters an error state when the nSTATUS pin is driven low by an external source during configuration or initialization.			
		This pin is not available as a user I/O pin.			
тск	Input	JTAG test clock input pin that clock input to the boundary-scan testing (BST) circuitry. Some operations occur at the rising edge, while others occur at the falling edge. It is expected that the clock input waveform have a nominal 50% duty cycle.	Connect this pin to a 1-k Ω pull-down resistor to GND.		
		This pin has an internal 25-k Ω pull-down that is always active.			
TMS	Input	JTAG test mode select input pin that provides the control signal to determine the transitions of the test access port (TAP) controller state machine.	Connect this pin to a $1-k\Omega - 10-k\Omega$ pull-up resistor to the VCCPD in the dedicated I/O bank which the JTAG piresides. To disable the JTAG circuitry, connect the TMS pin to VCCPD using a $1-k\Omega$ resistor.		
		The TMS pin is evaluated on the rising edge of the TCK pin. Therefore, you must set up the TMS pin before the rising edge of the TCK pin. Transitions in the state machine occur on the falling edge of the TCK after the signal is applied to the TMS pin.			
		This pin has an internal 25-k Ω pull-up that is always active.			
TDI	Input	JTAG test data input pin for instructions as well as test and programming data. Data is shifted in on the rising edge of the TCK pin.	Connect this pin to a $1-k\Omega - 10-k\Omega$ pull-up resistor to VCCPD in the dedicated I/O bank which the JTAG pin resides. To disable the JTAG circuitry, connect the TDI pin to VCCPD using a $1-k\Omega$ resistor.		
		This pin has an internal 25-k Ω pull-up that is always active.			
TDO	Output	JTAG test data output pin for instructions as well as test and programming data. Data is shifted out on the falling edge of the TCK pin. This pin is tri-stated if the data is not being shifted out of the device.	To disable the JTAG circuitry, leave the TDO pin unconnected. In cases where the TDO pin uses VCCPD = 2.5 V to drive a 3.3 V JTAG interface, there may be leakage current in the TDI input buffer of the interfacing devices. An external pull-up resistor tied to 3.3 V on the TDI pin may be used to eliminate the leakage current if needed.		

Cyclone V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines
DCLK	Input (PS, FPP) Output (AS)	Dedicated bidirectional clock pin. In the PS and FPP configuration schemes, the DCLK pin is the clock input used to clock configuration data from an external source into the Cyclone V device. In the AS configuration scheme, the DCLK pin is an output clock to clock the EPCS or EPCQ device.	Do not leave this pin floating. Drive this pin either high or low.
CRC_ERROR	I/O, Output (open-drain)	Optional output pin. This pin is an open-drain output pin by default and requires a $10\text{-}k\Omega$ pull-up resistor. Active high signal indicates that the error detection circuitry has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuitry is enabled.	When you use the dedicated CRC_ERROR pin configured as an open-drain output, connect this pin to an external $10-k\Omega$ pull-up resistor to VCCPGM. When you do not use the dedicated CRC_ERROR pin configured as an open-drain output and when this pin is not used as an I/O pin, connect this pin as defined in the Quartus II software. The I/O buffer type is reported in the fitter report.
DEV_CLRn	I/O, Input	Optional input pin that allows you to override all clears on all the device registers. When this pin is driven low, all the registers are cleared. When this pin is driven high (VCCPGM), all registers behave as programmed.	When you do not use the dedicated input DEV_CLRn pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin to GND.
DEV_OE	I/O, Input	Optional input pin that allows you to override all tri-states on the device. When this pin is driven low, all the I/O pins are tri-stated. When this pin is driven high (VCCPGM), all the I/O pins behave as programmed.	When you do not use the dedicated input DEV_OE pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin to GND.
DATA[5:15]	I/O, Input	Dual-purpose data input pins. These pins are required for the FPP configuration scheme. Use DATA [5:7] pins for FPP x8, DATA [5:15] pins for FPP x16. You can use the pins that are not required for configuration as regular I/O pins.	When you do not use the DATA[5:15] input pins and when these pins are not used as an I/O pin, Altera recommends leaving these pins unconnected.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as an INIT_DONE pin in the Quartus II software. When this pin is enabled, a transition from low to high on the pin indicates that the device has entered user mode. If the INIT_DONE output pin option is enabled in the Quartus II software, the INIT_DONE pin cannot be used as a user I/O pin after configuration.	When you use the dedicated INIT_DONE pin configured as an open-drain output pin, connect this pin to an external $10-k\Omega$ pull-up resistor to VCCPGM. In Active Serial (AS) multi-device configuration mode, Altera recommends that the INIT_DONE output pin option is enabled in the Quartus II software for devices in the configuration chain. Do not tie INIT_DONE pins together between master and slave devices. Monitor the INIT_DONE status for each of the device to ensure successful transition into user-mode. When you do not use the dedicated INIT_DONE pin configured as an open-drain output pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin as defined in the Quartus II software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.	When you do not use the CLKUSR pin as a configuration clock input pin and when the pin is not used as an I/O pin, Altera recommends connecting this pin to GND.
CvP_CONFDONE	I/O, Output (open-drain)	The CvP_CONFDONE pin is driven low during configuration. When Configuration via Protocol (CvP) is complete, this signal is released and is pulled high by an external pull-up resistor. Status of this pin is only valid if the CONF_DONE pin is high.	When you use the dedicated CvP_CONFDONE pin configured as an open-drain output pin, connect this pin to an external $10\text{-}k\Omega$ pull-up resistor to VCCPGM. When you do not use the dedicated CvP_CONFDONE configured as an open-drain output pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin as defined in the Quartus II software.
nPERST[L0,L1]	I/O, Input	Dedicated fundamental reset pins. These pins are only available when you use them together with the PCI Express® (PCIe®) hard IP. When these pins are low, the transceivers are in reset. When these pins are high, the transceivers are out of reset. When these pins are not used as the fundamental reset pins, these pins may be used as user I/O pins.	Connect these pins as defined in the Quartus II software. This nPERSTL0 signal is required for the CvP configuration scheme. There are two nPERST pins in all Cyclone V devices, even if the device has fewer than two instances of hard IP for PCIe. The nPERSTL0 pin is located in the bottom left hard IP and CvP blocks while the nPERSTL1 pin is located in the top left hard IP. For maximum compatibility, Altera recommends using the bottom left PCIe hard IP first as this is the only location that supports the CvP configuration scheme.

Cyclone V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines		
PR_REQUEST	I/O, Input	Partial reconfiguration request pin. Drive this pin high to start partial reconfiguration. Drive this pin low to end reconfiguration. This pin can only be used in partial reconfiguration using external host mode in the FPP x16 configuration scheme.	When you do not use the dedicated input PR_REQUEST pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin to GND.		
PR_READY	I/O, Output or Output (open-drain)	The partial reconfiguration ready pin is driven low until the device is ready to begin partial reconfiguration. When the device is ready to start reconfiguration, this signal is released and is pulled high by an external pull-up resistor.	When you use the dedicated PR_READY pin configured as an open-drain output pin, connect this pin to an external 10-kΩ pull-up resistor to VCCPGM. When you do not use the dedicated PR_READY pin configured as an open-drain output pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin as defined in the Quartus II software.		
PR_ERROR	I/O, Output, or Output (open-drain)	The partial reconfiguration error pin is driven low during partial reconfiguration unless the device detects an error. If an error is detected, this signal is released and pulled high by an external pull-up resistor.	When you use the dedicated PR_ERROR pin configured as an open-drain output pin, connect this pin to an external 10-kΩ pull-up resistor to VCCPGM. When you do not use the dedicated PR_ERROR pin configured as an open-drain output pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin as defined in the Quartus II software.		
PR_DONE	I/O, Output or Output (open-drain)	The partial reconfiguration done pin is driven low until the partial reconfiguration is complete. When the reconfiguration is complete, this signal is released and is pulled high by an external pull-up resistor.	When you use the dedicated PR_DONE pin configured as an open-drain output pin, connect this pin to an external $10-k\Omega$ pull-up resistor to VCCPGM. When you do not use the dedicated PR_DONE configured as an open-drain output pin and when this pin is not used as an I/O pin, Altera recommends connecting this pin as defined in the Quartus II software.		
Differential I/O Pins					
DIFFIO_RX_[B,T,R][#:#]p, DIFFIO_RX_[B,T,R][#:#]n	I/O, RX channel	These are true LVDS receiver channels on row and column I/O banks. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins. OCT Rd is supported on all the DIFFIO_RX pins.	Connect unused pins as defined in the Quartus II software.		
DIFFIO_TX_[B,T,R][#:#]p, DIFFIO_TX_[B,T,R][#:#]n	I/O, TX channel	These are true LVDS transmitter channels on side I/O banks. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.	Connect unused pins as defined in the Quartus II software.		
DIFFOUT_[B,T,R][#:#]p, DIFFOUT_[B,T,R][#:#]n	I/O, TX channel	These are emulated LVDS output channels. All the user I/Os, including I/Os with true LVDS input buffers, can be configured as emulated LVDS output buffers. External resistor network is needed for emulated LVDS output buffers. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.	Connect unused pins as defined in the Quartus II software.		
		are available as user 1/0 pins.			
External Memory Interface Pins DQS[#][B,R,T]	I/O, bidirectional	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.	Connect unused pins as defined in the Quartus II software.		
DQSn[#][B,R,T]	I/O, bidirectional	Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry.	Connect unused pins as defined in the Quartus II software.		
DQ[#][B,R,T]	I/O, bidirectional	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.	Connect unused pins as defined in the Quartus II software.		

Cyclone V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines		
Hard PHY					
[B,T]_DM_[#]	I/O, Output	Optional write data mask, edge-aligned to DQ during write.	Connect unused pins as defined in the Quartus II software.		
[B,T]_WE#	I/O, Output	Write enable. Write-enable input for DDR2, DDR3 SDRAM, and RLDRAM II.	Connect unused pins as defined in the Quartus II software.		
[B,T]_CAS#	I/O, Output	Column address strobe for DDR2 and DDR3 SDRAM.	Connect unused pins as defined in the Quartus II software.		
[B,T]_RAS#	I/O, Output	Row address strobe for DDR2 and DDR3 SDRAM.	Connect unused pins as defined in the Quartus II software.		
[B,T]_RESET#	IO, Output	Active low reset signal.	Connect unused pins as defined in the Quartus II software.		
[B,T]_CK	IO, Output	Output clock for external memory devices.	Connect unused pins as defined in the Quartus II software.		
[B,T]_CK#	IO, Output	Output clock for external memory devices, inverted CK.	Connect unused pins as defined in the Quartus II software.		
[B,T]_CKE_[#]	IO, Output	Active high clock enable.	Connect unused pins as defined in the Quartus II software.		
[B,T]_BA_[#]	IO, Output	Bank address input for DDR2, DDR3 SDRAM, and RLDRAM II.	Connect unused pins as defined in the Quartus II software.		
[B,T]_A_[#]	IO, Output	Address input for DDR2, DDR3 SDRAM, and RLDRAM II.	Connect unused pins as defined in the Quartus II software.		
[B,T]_CS#_[#]	IO, Output	Active low chip select.	Connect unused pins as defined in the Quartus II software.		
[B,T]_CA_[#]	IO, Output	Command and address inputs for LPDDR and LPDDR2 SDRAM.	Connect unused pins as defined in the Quartus II software.		
[B,T]_ODT_[#]	IO, Output	On-die termination signal enables and disables termination resistance internal to the external memory.	Connect unused pins as defined in the Quartus II software.		
Reference Pins					
RREF_TL	Input	Reference resistor for PLL, specific to the left (L) side of the device.	device. If any PLL is used, you must connect each RREF pin on that side of the device to its own individual 2.0-kΩ 1% resistor to GND. Otherwise, you may connect each RREF pin on that side of the device directly to GND the PCB layout, the trace from this pin to the resistor needs to be routed so that it avoids any aggressor signals.		
RZQ_[0,1,2]	I/O, Input	Reference pins for I/O banks. The RZQ pins share the same VCCIO with the I/O bank where they are located. The external precision resistor must be connected to the designated pin within the bank. If not required, these pins are regular I/O pins.	I/O pins, Altera recommends connecting these pins to GND.		
DNU	Do Not Use	Do Not Use (DNU).	Do not connect to power, GND, or any other signal. These pins must be left floating.		
NC	No Connect	Do not drive signals into these pins.	When designing for device migration, these pins may be connected to power, GND, or a signal trace depending on the pin assignment of the devices selected for migration. However, if device migration is not a concern, leave these pins floating.		
Supply Pins (See Notes 4 through 7					
vcc	Power VCC supplies power to the core, periphery, PCle hard IP, and physical coding sublayer (PCS).		Connect all VCC pins to a 1.1V low noise switching regulator. VCCE_GXBL and VCCL_GXBL pins may be sourced from the same regulator as VCC with a proper isolation filter. Use the Cyclone V Early Power Estimator to determine the current requirements for VCC and other power supplies. Decoupling for these pins depends on the design decoupling requirements of the specific board. See Notes 2, 3, 4, and 6.		
VCCA_FPLL	Power	PLL analog power.	Connect these pins to a 2.5V low noise switching power supply through a proper isolation filter. This power rail may be shared with VCC_AUX and VCCH_GXBL pins. With a proper isolation filter, these pins may be sourced from the same regulator as VCCIO, VCCPD, and VCCPGM when each of these power supplies require 2.5V. Decoupling for these pins depends on the design decoupling requirements of the specific board. See Notes 2, 3, 4, and 7.		
VCC_AUX	Power	Auxiliary supply.	Connect all VCC_AUX pins to a 2.5V low noise switching power supply through a proper isolation filter. The power rail may be shared with VCCH_GXBL and VCCA_FPLL pins. With a proper isolation filter, these pin may be sourced from the same regulator as VCCIO, VCCPD, and VCCPGM when each of these power supplies require 2.5V. Decoupling for these pins depends on the design decoupling requirements of the specific board. See Note 3, 4, and 7.		

Cyclone V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines		
VCCIO[#]	Power	These are I/O supply voltage pins for I/O banks. Each bank can support a different voltage level from 1.2V to 3.3V. Supported I/O standards are LVTTL/ LVCMOS (3.3, 3.0, 2.5, 1.8, 1.5, 1.2V), SSTL(135,125,18,15, 2 Class-I/II), HSTL(18,15,12 Class-I/II), HSUL12, LVDS, LVPECL, and PCI/PCI-X.	Connect these pins to a 1.2V, 1.25V, 1.35V, 1.5V, 1.8V, 2.5V, 3.0V, or 3.3V power supply, depending on the I/O standard required by the specified bank. When these pins have the same voltage requirements as VCCPD and VCCPGM, they maybe tied to the same regulator. Decoupling for these pins depends on the design decoupling requirements of the specific board. See Notes 2, 3, 4, and 8.		
VCCPGM	Power	Configuration pins power supply which support 1.8, 2.5, 3.0, and 3.3V.	Connect these pins to either a 1.8V, 2.5V, 3.0V, or 3.3V power supply. When these pins have the same voltage requirements as VCCIO and VCCPD, they maybe tied to the same regulator. Decoupling for these pins depends on the design decoupling requirements of the specific board. See Notes 2, 3, and 4.		
VCCPD[#]	Power	Dedicated power pins.	The VCCPD pins require 2.5V, 3.0V or 3.3V. When these pins have the same voltage requirements as VCCPGM and VCCIO, they maybe tied to the same regulator. The voltage on VCCPD is dependent on the VCCIO voltage. When VCCIO is 3.3V, VCCPD must be 3.3V. When VCCIO is 3.0V, VCCPD must be 3.0V. When VCCIO is 2.5V or less, VCCPD must be 2.5V. Decoupling for these pins depends on the design decoupling requirements of the specific board. See Notes 2,		
			3, 4, and 8.		
VCCBAT	Power	Battery back-up power supply for design security volatile key register.	Connect this pin to a non-volatile battery power source in the range of 1.2V - 3.0V when using design security volatile key. In this case, do not connect this pin to a volatile power source on the board. 3.0V is the typical battery power selected for this supply. When you do not use the volatile key, connect this pin to a 1.5V, 2.5V, or 3.0V power supply. Cyclone V devices will not exit POR if VCCBAT stays at logic low.		
GND	Ground	Device ground pins.	All GND pins must be connected to the board ground plane.		
VREF(#)N0	I/O, Power	Input reference voltage for each I/O bank. If a bank uses a voltage referenced I/O standard for input operation, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.	If the VREF pins are not used, you should connect them to either the VCCIO in the bank in which the pin resides or GND. When VREF pins are used as I/O pins, they have higher capacitance than regular I/O pins which will slow the edge rates and affect I/O timing. Decoupling depends on the design decoupling requirements of the specific board. See Notes 2 and 8.		
Transceiver Pins (See Notes 4 through	gh 10)				
VCCE_GXBL	Power	Transmitter and receiver power, specific to the left (L) side of the device.	Connect VCCE_GXBL pins to a 1.1V low noise switching regulator. For details, refer to the respective Cyclone V GX and Cyclone V GT power supply sharing guidelines. Decoupling for these pins depends on the design decoupling requirements of the specific board design. See Notes 2, 3, 7, and 10.		
			For all Cyclone V transceiver-based device variants, this power rail can be shared with the VCCL_GXBL pins.		
VCCL_GXBL	Power	Clock network power, specific to the left (L) side of the device.	Connect VCCL_GXBL pins to a 1.1V low noise switching regulator. For details, refer to the respective Cyclone V GX and Cyclone V GT power supply sharing guidelines. Decoupling for these pins depends on the design decoupling requirements of the specific board. See Notes 2, 3, 7, and 10. For all Cyclone V transceiver-based device variants, this power rail can be shared with the VCCE_GXBL pins.		
VCCH_GXBL	Power	Transceiver high voltage power, specific to the left (L) side of the device.	Connect VCCH_GXBL to a 2.5V low noise switching regulator. This power rail may be shared with VCCA_FPLL and VCC_AUX pins. With a proper isolation filter these pins may be sourced from the same regulator as VCCIO, VCCPD, and VCCPGM if any of these power supplies require 2.5V. VCCH_GXBL and VCCA_FPLL must always be powered up for the PLL operation. Decoupling depends on the design decoupling requirements of the specific board design. See Notes 2, 3, 4, and 7.		

Altera recommends that you create a Quartus® II design, enter your device I/O assignments, and compile the design. The Quartus II software will check your pin connections according to I/O assignment and placement rules. The rules differ from one device to another based on device density, package, I/O assignments, voltage assignments, and other factors that are not fully described in this document or the device handbook.

Cyclone V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines	
GXB_RX_L[0:11][p,n], GXB_REFCLK_L[0:11][p,n]	·		These pins are AC-coupled when used. Connect all unused GXB_RX and GXB_REFCLK pins directly to GND. See Note 9.	
GXB_TX_L[0:11][p,n]	Output	High speed positive (p) or negative (n) differential transmitter channels. Specific to the left (L) side of the device.	Leave all unused GXB_TX pins floating.	
REFCLK[0:3]L_[p,n]		High speed positive (p) and negative (n) differential reference clock, specific to the left (L) side of the device.	These pins may be AC-coupled or DC-coupled when used. For the HCSL I/O standard, it only supports DC coupling. Connect all unused REFCLK pins directly to GND. See Note 9.	

Altera provides these guidelines only as recommendations. It is the responsibility of the designer to apply simulation results to the design to verify proper device functionality.

- 1) These pin connection guidelines are based on the Cyclone V GX, GT, and E device variants.
- 2) Capacitance values for the power supply should be selected after consideration of the amount of power they need to supply over the frequency of operation of the particular circuit being decoupled. A target impedance for the power plane should be calculated based on current draw and voltage droop requirements of the device/supply. The power plane should then be decoupled using the appropriate number of capacitors. On-board capacitors do not decouple higher than 100 MHz because "Equivalent Series Inductance" of the mounting of the packages. Proper board design techniques such as interplane capacitance with low inductance should be considered for higher frequency decoupling. The Power Delivery Network (PDN) tool serves as an excellent decoupling analysis tool. For more details, refer to the Power Delivery Network (PDN) Tool for Cyclone V Devices.
- 3) Use the Cyclone V Early Power Estimator to determine the current requirements for VCC and other power supplies.
- 4) These supplies may share power planes across multiple Cyclone V devices.
- 5) Example 1 and Figure 1 illustrate power supply sharing guidelines for the Cyclone V GX device. Example 2 and Figure 2 illustrate power supply sharing guidelines for the Cyclone V GT device. Example 3 and Figure 3 illustrate power supply sharing guidelines for the Cyclone V E device.
- 6) Power pins should not share breakout vias from the BGA. Each ball on the BGA needs to have its own dedicated breakout via. VCC must not share breakout vias.
- 7) Low Noise Switching Regulator defined as a switching regulator circuit encapsulated in a thin surface mount package containing the switch controller, power FETs, inductor, and other support components. The switching frequency is usually between 800kHz and 1MHz and has fast transient response.

 Line Regulation < 0.4%

Load Regulation < 1.2%

- 8) The number of modular I/O banks on Cyclone V devices depends on the device density. For the indexes available for a specific device, please refer to the I/O Bank section in the Cyclone V device handbook.
- 9) For AC-coupled links, the AC-coupling capacitor can be placed anywhere along the channel. PCle protocol requires the AC-coupling capacitor to be placed on the transmitter side of the interface that permits adapters to be plugged and unplugged.
- 10) If none of the transceivers are used on one side of the device, then the transceiver power pins on that side may be tied to GND except for the VCCH_GXBL power pin. The VCCH_GXBL pin must always be powered.
- 11) For item [#] Please refer to the device pin table for the pin-out mapping.

Page 7 of 7

Example 1. Cyclone V GX Power Supply Sharing Guidelines

Example Requiring 2 Power Regulators

Power Pin Name	Regulator Count	Voltage Level (V)	Supply Tolerance	Power Source	Regulator Sharing	Notes
VCC					Share	May be able to share VCCL_GXBL and VCCE_GXBL with VCC with proper isolation filters. VCC,
VCCL_GXBL	1	1.1	± 30mV	Switcher (*)	Isolate	VCCL_GXBL, and VCCE_GXBL should be placed at power layers nearest to the Cyclone V device.
VCCE_GXBL					iodiato	
VCCIO	1					If all of these supplies require the same voltage level, and the regulator selected satisfies the power
VCCPD	1				Share	specifications then these supplies may all be tied in common. However, for any other voltage level,
VCCPGM		Varies			:6 0 5)/	you will require as many regulators as there are variations of supplies in your specific design. Use the EPE tool to assist in determining the power required for your specific design.
						g and promote appears of the specific and the specific an
VCC_AUX	2		± 5%	Switcher (*)		VCCH_GXBL and VCCA_FPLL must always be powered up for the PLL operation. May be able to
VCCA_FPLL		2.5	2.5			share VCC_AUX, VCCH_GXBL, VCCBAT, and VCCA_FPLL with the same regulator as VCCIO,
VCCH GXBL					Isolate	VCCPD, and VCCPGM when all power rails require 2.5V, but only with a proper isolation filter.
	1		,		issiato	Depending on the regulator capabilities this supply may be shared with multiple Cyclone V devices. If
VCCBAT		Varies				you use the design security feature, VCCBAT should be powered by battery with voltage range as listed in the device datasheet.

^{*} When using a switcher to supply these voltages the switcher must be a low noise switcher as defined in note 7.


Use the EPE (Early Power Estimation) tool to assist in determining the power required for your specific design.

Each board design requires its own power analysis to determine the required power regulators needed to satisfy the specific board design requirements. An example block diagram using the Cyclone V GX device is provided in Figure 1.

PCG-01014-1.2 Copyright © 2012 Altera Corp.

Cyclone V GX Page 1 of 2

Figure 1. Example Cyclone V GX Power Supply Block Diagram



^{*} When using a switcher to supply these voltages the switcher must be a low noise switcher as defined in note 7.

Example 2. Cyclone V GT Power Supply Sharing Guidelines

Example Requiring 3 Power Regulators

Power	Regulator	Voltage	Supply	Power	Regulator	Notes
Pin Name	Count	Level (V)	Tolerance	Source	Sharing	Notes
VCC	1	1.1	± 30mV	Switcher (*)	Isolate	VCC should be placed at power layers nearest to the Cyclone V device.
VCCL_GXBL	2	1.1	. 20m\/	Curitobor (*)	Chara	VCCL_GXBL and VCCE_GXBL should be placed at power layers nearest to the Cyclone V device. Feasibility of sharing these transceiver power rails through isolation with VCC core is pending silicon
VCCE_GXBL	2	1.1	± 30mV	Switcher (*)		characterization.
VCCIO						If all of these supplies require the same voltage level, and the regulator selected satisfies the power
VCCPD						specifications then these supplies may all be tied in common. However, for any other voltage level,
VCCPGM		Varies			Share if 2.5V	you will require as many regulators as there are variations of supplies in your specific design. Use the EPE tool to assist in determining the power required for your specific design.
VCC_AUX	3		± 5%	Switcher (*)		VCCH_GXBL and VCCA_FPLL must always be powered up for the PLL operation. May be able to
VCCA_FPLL	2.5	2.5				share VCC_AUX, VCCH_GXBL, VCCBAT, and VCCA_FPLL with the same regulator as VCCIO,
VCCH_GXBL					Isolate	VCCPD, and VCCPGM when all power rails require 2.5V, but only with a proper isolation filter. Depending on the regulator capabilities this supply may be shared with multiple Cyclone V devices. If
VCCBAT	Varies					you use the design security feature, VCCBAT should be powered by battery with voltage range as listed in the device datasheet.

^{*} When using a switcher to supply these voltages the switcher must be a low noise switcher as defined in note 7.


Use the EPE (Early Power Estimation) tool to assist in determining the power required for your specific design.

Each board design requires its own power analysis to determine the required power regulators needed to satisfy the specific board design requirements. An example block diagram using the Cyclone V GT device is provided in Figure 2.

PCG-01014-1.2 Copyright © 2012 Altera Corp.

Cyclone V GT Page 1 of 2

Figure 2. Example Cyclone V GT Power Supply Block Diagram



^{*} When using a switcher to supply these voltages the switcher must be a low noise switcher as defined in note 7.

Example 3. Cyclone V E Power Supply Sharing Guidelines

Example Requiring 2 Power Regulators


Power Pin Name	Regulator Count	Voltage Level (V)	Supply Tolerance	Power Source	Regulator Sharing	Notes
VCC	1	1.1	± 30mV	Switcher (*)	Share	VCC should be placed at power layers nearest to the Cyclone V device.
VCCIO VCCPD VCCPGM		Varies			Share if 2.5V	If all of these supplies require the same voltage level, and the regulator selected satisfies the power specifications then these supplies may all be tied in common. However, for any other voltage level, you will require as many regulators as there are variations of supplies in your specific design. Use the EPE tool to assist in determining the power required for your specific design.
VCC_AUX VCCA_FPLL	2 ± 5% Switcher (*) 2.5	Isolate	May be able to share VCC_AUX, VCCBAT, and VCCA_FPLL with the same regulator as VCCIO, VCCPD, and VCCPGM when all power rails require 2.5V, but only with a proper isolation filter. Depending on the regulator capabilities this supply may be shared with multiple Cyclone V devices. If you use the design security feature, VCCBAT should be powered by battery with voltage range as listed.			
VCCBAT		Varies				in the device datasheet.

^{*} When using a switcher to supply these voltages the switcher must be a low noise switcher as defined in note 7.

Use the EPE (Early Power Estimation) tool to assist in determining the power required for your specific design.

Each board design requires its own power analysis to determine the required power regulators needed to satisfy the specific board design requirements. An example block diagram using the Cyclone V E device is provided in Figure 3.

Figure 3. Example Cyclone V E Power Supply Block Diagram



^{*} When using a switcher to supply these voltages the switcher must be a low noise switcher as defined in note 7.

	Cyclone [®] V Device Family Pin Connection Guidelines	
	Preliminary PCG-01014-1.2	
	Revision History	
Revision	Description of Changes	Date
1.0	Initial Release.	11/25/2011
1.1	Updated VCCA_FPLL and VCCH_GXBL power-up requirements.	3/29/2012
1.2	Added power supply sharing guidelines for Cyclone V GT and E devices, updated the pull-down requirement for unused transceiver receivers and REFCLK pins, and updated the INIT_DONE pin connection guidelines.	6/13/2012