

# ACT-SF41632 High Speed 128Kx32 SRAM / 512Kx32 Flash Multichip Module



## FEATURES


- 4 – 128K x 8 SRAMs & 4 – 512K x 8 Flash Die in One MCM
- Access Times of 25ns, 35ns (SRAM) and 60ns, 70ns, 90ns (Flash)
- Organized as 128K x 32 of SRAM and 512K x 32 of Flash Memory with Common Data Bus
- Low Power CMOS
- Input and Output TTL Compatible Design
- MIL-PRF-38534 Compliant MCMs Available
- Decoupling Capacitors and Multiple Grounds for Low Noise
- Commercial, Industrial and Military Temperature Ranges
- Industry Standard Pinouts
- TTL Compatible Inputs and Outputs
- Packaging – Hermetic Ceramic
  - 66-Lead, PGA-Type, 1.385"SQ x 0.245"max, Aeroflex code# "P1,P5 with/without shoulders"
  - 68-Lead, Dual-Cavity CQFP(F2), 0.88"SQ x .20"max (.18 max thickness available, contact factory for details) (Drops into the 68 Lead JEDEC .99"SQ CQFJ footprint)

## FLASH MEMORY FEATURES

- Sector Architecture (Each Die)
  - 8 Equal Sectors of 64K bytes each
  - Any combination of sectors can be erased with one command sequence.
- +5V Programing, +5V Supply
- Embedded Erase and Program Algorithms
- Hardware and Software Write Protection
- Page Program Operation and Internal Program Control Time.
- 10,000 Erase/Program Cycles



Block Diagram – PGA Type Package(P1 & P5) & CQFP(F2)



PIN DESCRIPTION

|         |                     |
|---------|---------------------|
| I/O0-31 | Data I/O            |
| A0-18   | Address Inputs      |
| FWE1-4  | Flash Write Enables |
| SWE1-4  | SRAM Write Enables  |
| FCE     | Flash Chip Enable   |
| SCE     | SRAM Chip Enable    |
| OE      | Output Enable       |
| NC      | Not Connected       |
| Vcc     | Power Supply        |
| GND     | Ground              |

## Absolute Maximum Ratings

| Symbol    | Rating                                | Range       | Units |
|-----------|---------------------------------------|-------------|-------|
| $T_C$     | Case Operating Temperature            | -55 to +125 | °C    |
| $T_{STG}$ | Storage Temperature                   | -65 to +150 | °C    |
| $V_G$     | Maximum Signal Voltage to Ground      | -0.5 to +7  | V     |
| $T_L$     | Maximum Lead Temperature (10 seconds) | 300         | °C    |

| Parameter                            |          |
|--------------------------------------|----------|
| Flash Data Retention                 | 10 Years |
| Flash Endurance (Write/Erase Cycles) | 10,000   |

## Normal Operating Conditions

| Symbol   | Parameter            | Minimum | Maximum        | Units |
|----------|----------------------|---------|----------------|-------|
| $V_{CC}$ | Power Supply Voltage | +4.5    | +5.5           | V     |
| $V_{IH}$ | Input High Voltage   | +2.2    | $V_{CC} + 0.3$ | V     |
| $V_{IL}$ | Input Low Voltage    | -0.5    | +0.8           | V     |

## Capacitance

( $V_{IN} = 0V$ ,  $f = 1MHz$ ,  $T_A = 25^\circ C$ )

| Symbol      | Parameter                                        | Maximum | Units |
|-------------|--------------------------------------------------|---------|-------|
| $C_{AD}$    | $A_0 - A_{18}$ Capacitance                       | 80      | pF    |
| $C_{OE}$    | $\overline{OE}$ Capacitance                      | 80      | pF    |
| $C_{WE1-4}$ | F/S Write Enable Capacitance                     | 30      | pF    |
| $C_{CE}$    | F/S Chip Enable Capacitance                      | 50      | pF    |
| $C_{I/O}$   | I/O <sub>0</sub> – I/O <sub>31</sub> Capacitance | 30      | pF    |

This parameter is guaranteed by design but not tested

## DC Characteristics

( $V_{CC} = 5.0V$ ,  $V_{SS} = 0V$ ,  $T_c = -55^\circ C$  to  $+125^\circ C$ )

| Parameter                                         | Sym         | Conditions                                                                                                            | Min                  | Max  | Units   |
|---------------------------------------------------|-------------|-----------------------------------------------------------------------------------------------------------------------|----------------------|------|---------|
| Input Leakage Current                             | $I_{LI}$    | $V_{CC} = \text{Max}$ , $V_{IN} = 0$ to $V_{CC}$                                                                      |                      | 10   | $\mu A$ |
| Output Leakage Current                            | $I_{LO}$    | $\overline{FCE} = \overline{SCE} = V_{IH}$ , $\overline{OE} = V_{IH}$ ,<br>$V_{OUT} = 0$ to $V_{CC}$                  |                      | 10   | $\mu A$ |
| SRAM Operating Supply Current x 32 Mode           | $I_{CCx32}$ | $\overline{SCE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $f = 5MHz$ , $V_{CC} = \text{Max}$ , $\overline{FCE} = V_{IH}$ |                      | 500  | mA      |
| Standby Current                                   | $I_{SB}$    | $\overline{FCE} = \overline{SCE} = V_{IH}$ , $\overline{OE} = V_{IH}$ , $f = 5MHz$ ,<br>$V_{CC} = \text{Max}$         |                      | 80   | mA      |
| SRAM Output Low Voltage                           | $V_{OL}$    | $I_{OL} = 8 \text{ mA}$ , $V_{CC} = \text{Min}$ , $\overline{FCE} = V_{IH}$                                           |                      | 0.4  | V       |
| SRAM Output High Voltage                          | $V_{OH}$    | $I_{OH} = -4.0 \text{ mA}$ , $V_{CC} = \text{Min}$ , $\overline{FCE} = V_{IH}$                                        | 2.4                  |      | V       |
| Flash Vcc Active Current for Read (1)             | $I_{CC1}$   | $\overline{FCE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $\overline{SCE} = V_{IH}$                                      |                      | 260  | mA      |
| Flash Vcc Active Current for Program or Erase (2) | $I_{CC2}$   | $\overline{FCE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $\overline{SCE} = V_{IH}$                                      |                      | 300  | mA      |
| Flash Output Low Voltage                          | $V_{OL}$    | $I_{OL} = 12 \text{ mA}$ , $V_{CC} = \text{Min}$ , $\overline{SCE} = V_{IH}$                                          |                      | 0.45 | V       |
| Flash Output High Voltage                         | $V_{OH1}$   | $I_{OH} = -2.5 \text{ mA}$ , $V_{CC} = \text{Min}$ , $\overline{SCE} = V_{IH}$                                        | $0.85 \times V_{CC}$ |      | V       |
| Flash Low Vcc Lock Out Voltage                    | $V_{LKO}$   |                                                                                                                       | 3.2                  | 4.2  | V       |

Notes: 1) The  $I_{CC}$  current listed includes both the DC operating current and the frequency dependent component (at 5MHz). The frequency component typically is less than 2mA/MHz, with  $\overline{OE}$  at  $V_{IH}$  2)  $I_{CC}$  active while Embedded Algorithm (program or erase) is in progress 3) DC test conditions:  $V_{IL} = 0.3V$ ,  $V_{IH} = V_{CC} - 0.3V$

## SRAM AC Characteristics

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>C</sub> = -55°C to +125°C)

### Read Cycle

| Parameter                            | Symbol           | -025 |     | -035 |     | Units |
|--------------------------------------|------------------|------|-----|------|-----|-------|
|                                      |                  | Min  | Max | Min  | Max |       |
| Read Cycle Time                      | t <sub>RC</sub>  | 25   |     | 35   |     | ns    |
| Address Access Time                  | t <sub>AA</sub>  |      | 25  |      | 35  | ns    |
| Chip Select Access Time              | t <sub>ACE</sub> |      | 25  |      | 35  | ns    |
| Output Hold from Address Change      | t <sub>OH</sub>  | 0    |     | 0    |     | ns    |
| Output Enable to Output Valid        | t <sub>OE</sub>  |      | 15  |      | 20  | ns    |
| Chip Select to Output in Low Z *     | t <sub>CLZ</sub> | 3    |     | 3    |     | ns    |
| Output Enable to Output in Low Z *   | t <sub>OLZ</sub> | 0    |     | 0    |     | ns    |
| Chip Deselect to Output in High Z *  | t <sub>CHZ</sub> |      | 12  |      | 20  | ns    |
| Output Disable to Output in High Z * | t <sub>OHZ</sub> |      | 12  |      | 20  | ns    |

\* Parameters guaranteed by design but not tested

### Write Cycle

| Parameter                         | Symbol           | -025 |     | -035 |     | Units |
|-----------------------------------|------------------|------|-----|------|-----|-------|
|                                   |                  | Min  | Max | Min  | Max |       |
| Write Cycle Time                  | t <sub>WC</sub>  | 25   |     | 35   |     | ns    |
| Chip Select to End of Write       | t <sub>CW</sub>  | 20   |     | 25   |     | ns    |
| Address Valid to End of Write     | t <sub>AW</sub>  | 20   |     | 25   |     | ns    |
| Data Valid to End of Write        | t <sub>DW</sub>  | 15   |     | 20   |     | ns    |
| Write Pulse Width                 | t <sub>WP</sub>  | 20   |     | 25   |     | ns    |
| Address Setup Time                | t <sub>AS</sub>  | 0    |     | 0    |     | ns    |
| Output Active from End of Write * | t <sub>OW</sub>  | 0    |     | 0    |     | ns    |
| Write to Output in High Z *       | t <sub>WHZ</sub> |      | 10  |      | 20  | ns    |
| Data Hold from Write Time         | t <sub>DH</sub>  | 0    |     | 0    |     | ns    |
| Address Hold Time                 | t <sub>AH</sub>  | 0    |     | 0    |     | ns    |

\* Parameters guaranteed by design but not tested


## SRAM Truth Table

| Mode           | SCE | OE | SWE | Data I/O | Power   |
|----------------|-----|----|-----|----------|---------|
| Standby        | H   | X  | X   | High Z   | Standby |
| Read           | L   | L  | H   | Data Out | Active  |
| Output Disable | L   | H  | H   | High Z   | Active  |
| Write          | L   | X  | L   | Data In  | Active  |


## Timing Diagrams — SRAM

## Read Cycle Timing Diagrams

**Read Cycle 1 ( $\overline{\text{SCE}} = \overline{\text{OE}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{SWE}} = \text{V}_{\text{IH}}$ )**




### Read Cycle 2 ( $\overline{\text{SWE}} = \text{V}_{\text{IH}}$ )




## Write Cycle Timing Diagrams

**Write Cycle ( $\overline{\text{SWE}}$  Controlled,  $\overline{\text{OE}} = V_{\text{IH}}$ )**




**Write Cycle ( $\overline{\text{SCE}}$  Controlled,  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ )**



Note: Guaranteed by design, but not tested.

## AC Test Circuit



### AC Test Conditions

| Parameter                               | Typical | Units |
|-----------------------------------------|---------|-------|
| Input Pulse Level                       | 0 – 3.0 | V     |
| Input Rise and Fall                     | 5       | ns    |
| Input and Output Timing Reference Level | 1.5     | V     |

Notes:

1) Vz is programmable from -2V to +7V. 2) IoL and IoH programmable from 0 to 16 mA. 3) Tester Impedance Zo = 75Ω. 4) Vz is typically the midpoint of VoH and VoL. 5) IoL and IoH are adjusted to simulate a typical resistance load circuit. 6) ATE Tester includes jig capacitance.

## Flash AC Characteristics – Read Only Operations

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>C</sub> = -55°C to +125°C)

| Parameter                                                                               | Symbol            |                  | -60 |     | -70 |     | -90 |     | Units |
|-----------------------------------------------------------------------------------------|-------------------|------------------|-----|-----|-----|-----|-----|-----|-------|
|                                                                                         | JEDEC             | Stand'd          | Min | Max | Min | Max | Min | Max |       |
| Read Cycle Time                                                                         | t <sub>AVAV</sub> | t <sub>RC</sub>  | 60  |     | 70  |     | 90  |     | ns    |
| Address Access Time                                                                     | t <sub>AVQV</sub> | t <sub>ACC</sub> |     | 60  |     | 70  |     | 90  | ns    |
| Chip Enable Access Time                                                                 | t <sub>ELQV</sub> | t <sub>CE</sub>  |     | 60  |     | 70  |     | 90  | ns    |
| Output Enable to Output Valid                                                           | t <sub>GLQV</sub> | t <sub>OE</sub>  |     | 30  |     | 35  |     | 35  | ns    |
| Chip Enable to Output High Z (1)                                                        | t <sub>EHQZ</sub> | t <sub>DF</sub>  |     | 20  |     | 20  |     | 20  | ns    |
| Output Enable High to Output High Z(1)                                                  | t <sub>GHQZ</sub> | t <sub>DF</sub>  |     | 20  |     | 20  |     | 20  | ns    |
| Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ Change, Whichever is First | t <sub>AXQX</sub> | t <sub>OH</sub>  | 0   |     | 0   |     | 0   |     | ns    |

Note 1. Guaranteed by design, but not tested

## Flash AC Characteristics – Write / Erase / Program Operations, $\overline{FWE}$ Controlled

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>C</sub> = -55°C to +125°C)

| Parameter                              | Symbol             |                             | -60 |     | -70 |     | -90 |     | Units |
|----------------------------------------|--------------------|-----------------------------|-----|-----|-----|-----|-----|-----|-------|
|                                        | JEDEC              | Stand'd                     | Min | Max | Min | Max | Min | Max |       |
| Write Cycle Time                       | t <sub>AVAC</sub>  | t <sub>WC</sub>             | 60  |     | 70  |     | 90  |     | ns    |
| Chip Enable Setup Time                 | t <sub>ELWL</sub>  | t <sub>CE</sub>             | 0   |     | 0   |     | 0   |     | ns    |
| Write Enable Pulse Width               | t <sub>WLWH</sub>  | t <sub>WP</sub>             | 40  |     | 45  |     | 45  |     | ns    |
| Address Setup Time                     | t <sub>AVWL</sub>  | t <sub>AS</sub>             | 0   |     | 0   |     | 0   |     | ns    |
| Data Setup Time                        | t <sub>DVWH</sub>  | t <sub>DS</sub>             | 40  |     | 45  |     | 45  |     | ns    |
| Data Hold Time                         | t <sub>WHDX</sub>  | t <sub>DH</sub>             | 0   |     | 0   |     | 0   |     | ns    |
| Address Hold Time                      | t <sub>WLAX</sub>  | t <sub>AH</sub>             | 45  |     | 45  |     | 45  |     | ns    |
| Write Enable Pulse Width High          | t <sub>WHWL</sub>  | t <sub>WPH</sub>            | 20  |     | 20  |     | 20  |     | ns    |
| Duration of Byte Programming Operation | t <sub>WHWH1</sub> |                             | 14  | TYP | 14  | TYP | 14  | TYP | μs    |
| Sector Erase Time                      | t <sub>WHWH2</sub> |                             |     | 30  |     | 30  |     | 30  | Sec   |
| Read Recovery Time before Write        | t <sub>GHWL</sub>  |                             | 0   |     | 0   |     | 0   |     | μs    |
| V <sub>CC</sub> Setup Time             |                    | t <sub>VCE</sub>            |     | 50  |     | 50  |     | 50  | μs    |
| Chip Programming Time                  |                    |                             | 50  |     | 50  |     | 50  |     | Sec   |
| Chip Enable Hold Time                  |                    | t <sub>OE<sup>1</sup></sub> | 10  |     | 10  |     | 10  |     | ns    |
| Chip Erase Time                        | t <sub>WHWH3</sub> |                             |     | 120 |     | 120 |     | 120 | Sec   |


1. Toggle and Data Polling only.

## Flash AC Characteristics – Write / Erase / Program Operations, $\overline{FCE}$ Controlled


(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>C</sub> = -55°C to +125°C)

| Parameter                    | Symbol                      |                  | -60 |     | -70 |     | -90 |     | Units |
|------------------------------|-----------------------------|------------------|-----|-----|-----|-----|-----|-----|-------|
|                              | JEDEC                       | Stand'd          | Min | Max | Min | Max | Min | Max |       |
| Write Cycle Time             | t <sub>AVAC</sub>           | t <sub>WC</sub>  | 60  |     | 70  |     | 90  |     | ns    |
| Write Enable Setup Time      | t <sub>WLEL</sub>           | t <sub>WS</sub>  | 0   |     | 0   |     | 0   |     | ns    |
| Chip Enable Pulse Width      | t <sub>ELEH</sub>           | t <sub>CP</sub>  | 40  |     | 45  |     | 45  |     | ns    |
| Address Setup Time           | t <sub>AVEL</sub>           | t <sub>AS</sub>  | 0   |     | 0   |     | 0   |     | ns    |
| Data Setup Time              | t <sub>DVEH</sub>           | t <sub>DS</sub>  | 40  |     | 45  |     | 45  |     | ns    |
| Data Hold Time               | t <sub>EHDX</sub>           | t <sub>DH</sub>  | 0   |     | 0   |     | 0   |     | ns    |
| Address Hold Time            | t <sub>ELAX</sub>           | t <sub>AH</sub>  | 45  |     | 45  |     | 45  |     | ns    |
| Chip Enable Pulse Width High | t <sub>EH<sup>1</sup></sub> | t <sub>CPH</sub> | 20  |     | 20  |     | 20  |     | ns    |
| Duration of Byte Programming | t <sub>WHWH1</sub>          |                  | 14  | TYP | 14  | TYP | 14  | TYP | μs    |
| Sector Erase Time            | t <sub>WHWH2</sub>          |                  |     | 30  |     | 30  |     | 30  | Sec   |
| Read Recovery Time           | t <sub>GHEL</sub>           |                  | 0   |     | 0   |     | 0   |     | ns    |
| Chip Programming Time        |                             |                  |     | 50  |     | 50  |     | 50  | Sec   |
| Chip Erase Time              | t <sub>WHWH3</sub>          |                  |     | 120 |     | 120 |     | 120 | Sec   |

## AC Waveforms for Flash Memory Read Operations




## Write/Erase/Program Operation for Flash Memory, $\overline{FWE}$ Controlled



### Notes:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the Output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.


## AC Waveforms Chip/Sector Erase Operations for Flash Memory



### Notes:


1. SA is the sector address for sector erase.

## AC Waveforms for Data Polling During Embedded Algorithm Operations for Flash Memory



\* DQ7=Valid Data (The device has completed the Embedded operation).

## Write/Erase/Program Operation for Flash Memory, $\overline{\text{FCE}}$ Controlled



### Notes:


1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3.  $\overline{\text{D7}}$  is the Output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

## Pin Numbers & Functions

| 66 Pins — PGA-Type |                           |       |                           |       |                           |       |                           |
|--------------------|---------------------------|-------|---------------------------|-------|---------------------------|-------|---------------------------|
| Pin #              | Function                  | Pin # | Function                  | Pin # | Function                  | Pin # | Function                  |
| 1                  | I/O <sub>8</sub>          | 18    | A <sub>15</sub>           | 35    | I/O <sub>25</sub>         | 52    | $\overline{\text{FWE}}_3$ |
| 2                  | I/O <sub>9</sub>          | 19    | V <sub>CC</sub>           | 36    | I/O <sub>26</sub>         | 53    | $\overline{\text{SWE}}_3$ |
| 3                  | I/O <sub>10</sub>         | 20    | $\overline{\text{FCE}}$   | 37    | A <sub>7</sub>            | 54    | GND                       |
| 4                  | A <sub>14</sub>           | 21    | $\overline{\text{SCE}}$   | 38    | A <sub>12</sub>           | 55    | I/O <sub>19</sub>         |
| 5                  | A <sub>16</sub>           | 22    | I/O <sub>3</sub>          | 39    | $\overline{\text{SWE}}_1$ | 56    | I/O <sub>31</sub>         |
| 6                  | A <sub>11</sub>           | 23    | I/O <sub>15</sub>         | 40    | A <sub>13</sub>           | 57    | I/O <sub>30</sub>         |
| 7                  | A <sub>0</sub>            | 24    | I/O <sub>14</sub>         | 41    | A <sub>8</sub>            | 58    | I/O <sub>29</sub>         |
| 8                  | A <sub>18</sub>           | 25    | I/O <sub>13</sub>         | 42    | I/O <sub>16</sub>         | 59    | I/O <sub>28</sub>         |
| 9                  | I/O <sub>0</sub>          | 26    | I/O <sub>12</sub>         | 43    | I/O <sub>17</sub>         | 60    | A <sub>1</sub>            |
| 10                 | I/O <sub>1</sub>          | 27    | $\overline{\text{OE}}$    | 44    | I/O <sub>18</sub>         | 61    | A <sub>2</sub>            |
| 11                 | I/O <sub>2</sub>          | 28    | A <sub>17</sub>           | 45    | V <sub>CC</sub>           | 62    | A <sub>3</sub>            |
| 12                 | $\overline{\text{FWE}}_2$ | 29    | $\overline{\text{FWE}}_1$ | 46    | $\overline{\text{SWE}}_4$ | 63    | I/O <sub>23</sub>         |
| 13                 | $\overline{\text{SWE}}_2$ | 30    | I/O <sub>7</sub>          | 47    | $\overline{\text{FWE}}_4$ | 64    | I/O <sub>22</sub>         |
| 14                 | GND                       | 31    | I/O <sub>6</sub>          | 48    | I/O <sub>27</sub>         | 65    | I/O <sub>21</sub>         |
| 15                 | I/O <sub>11</sub>         | 32    | I/O <sub>5</sub>          | 49    | A <sub>4</sub>            | 66    | I/O <sub>20</sub>         |
| 16                 | A <sub>10</sub>           | 33    | I/O <sub>4</sub>          | 50    | A <sub>5</sub>            |       |                           |
| 17                 | A <sub>9</sub>            | 34    | I/O <sub>24</sub>         | 51    | A <sub>6</sub>            |       |                           |

"P1" — 1.385" SQ PGA Type Package Standard (with shoulders on Pins 1, 11, 56 & 66)

"P5" — 1.385" SQ PGA Type Special Order Package (without shoulders)





All dimensions in inches

## Pin Numbers & Functions

| 68 Pins — Dual-Cavity CQFP |                    |       |                   |       |                    |       |                    |
|----------------------------|--------------------|-------|-------------------|-------|--------------------|-------|--------------------|
| Pin #                      | Function           | Pin # | Function          | Pin # | Function           | Pin # | Function           |
| 1                          | GND                | 18    | GND               | 35    | $\overline{OE}$    | 52    | GND                |
| 2                          | $\overline{SWE}_3$ | 19    | I/O <sub>8</sub>  | 36    | $\overline{SWE}_2$ | 53    | FI/O <sub>23</sub> |
| 3                          | A <sub>5</sub>     | 20    | I/O <sub>9</sub>  | 37    | A <sub>17</sub>    | 54    | FI/O <sub>22</sub> |
| 4                          | A <sub>4</sub>     | 21    | I/O <sub>10</sub> | 38    | $\overline{FWE}_2$ | 55    | FI/O <sub>21</sub> |
| 5                          | A <sub>3</sub>     | 22    | I/O <sub>11</sub> | 39    | $\overline{FWE}_3$ | 56    | FI/O <sub>20</sub> |
| 6                          | A <sub>2</sub>     | 23    | I/O <sub>12</sub> | 40    | $\overline{FWE}_4$ | 57    | FI/O <sub>19</sub> |
| 7                          | A <sub>1</sub>     | 24    | I/O <sub>13</sub> | 41    | A <sub>18</sub>    | 58    | FI/O <sub>18</sub> |
| 8                          | A <sub>0</sub>     | 25    | I/O <sub>14</sub> | 42    | $\overline{SCE}$   | 59    | FI/O <sub>17</sub> |
| 9                          | NC                 | 26    | I/O <sub>15</sub> | 43    | $\overline{SWE}_1$ | 60    | FI/O <sub>16</sub> |
| 10                         | I/O <sub>0</sub>   | 27    | V <sub>CC</sub>   | 44    | FI/O <sub>31</sub> | 61    | V <sub>CC</sub>    |
| 11                         | I/O <sub>1</sub>   | 28    | A <sub>11</sub>   | 45    | FI/O <sub>30</sub> | 62    | A <sub>10</sub>    |
| 12                         | I/O <sub>2</sub>   | 29    | A <sub>12</sub>   | 46    | FI/O <sub>29</sub> | 63    | A <sub>9</sub>     |
| 13                         | I/O <sub>3</sub>   | 30    | A <sub>13</sub>   | 47    | FI/O <sub>28</sub> | 64    | A <sub>8</sub>     |
| 14                         | I/O <sub>4</sub>   | 31    | A <sub>14</sub>   | 48    | FI/O <sub>27</sub> | 65    | A <sub>7</sub>     |
| 15                         | I/O <sub>5</sub>   | 32    | A <sub>15</sub>   | 49    | FI/O <sub>26</sub> | 66    | A <sub>6</sub>     |
| 16                         | I/O <sub>6</sub>   | 33    | A <sub>16</sub>   | 50    | FI/O <sub>25</sub> | 67    | $\overline{FWE}_1$ |
| 17                         | I/O <sub>7</sub>   | 34    | $\overline{FCE}$  | 51    | FI/O <sub>24</sub> | 68    | $\overline{SWE}_4$ |

## Package Outline — Dual-Cavity CQFP "F2"

### Top View



\*.180 MAX available, call factory for details

All dimensions in inches




## Ordering Information

| Model Number       | DESC Part Number | Speed            | Package           |
|--------------------|------------------|------------------|-------------------|
| ACT-SF41632N-26P1X | TBD              | 25(S) / 60(F) ns | 1.385"sq PGA-Type |
| ACT-SF41632N-37P1X | TBD              | 35(S) / 70(F) ns | 1.385"sq PGA-Type |
| ACT-SF41632N-39P1X | TBD              | 35(S) / 90(F) ns | 1.385"sq PGA-Type |
| ACT-SF41632N-26F2X | TBD              | 25(S) / 60(F) ns | .88"sq CQFP       |
| ACT-SF41632N-37F2X | TBD              | 35(S) / 70(F) ns | .88"sq CQFP       |
| ACT-SF41632N-39F2X | TBD              | 35(S) / 90(F) ns | .88"sq CQFP       |

Note: (S) = Speed for SRAM, (F) = Speed for FLASH

## Part Number Breakdown



\* Screened to the individual test methods of MIL-STD-883

Specifications subject to change without notice.

**Aeroflex Circuit Technology**  
35 South Service Road  
Plainview New York 11830

**Telephone: (516) 694-6700**  
**FAX: (516) 694-6715**  
**Toll Free Inquiries: 1-(800) 843-1553**