

Data Sheet November 10, 2006 FN9257.1


8V to 14V, Single-Phase Synchronous Buck Pulse-Width Modulation (PWM) Controller With Integrated Gate Drivers

The ISL8104 is a 8V to 14V synchronous PWM controller with integrated MOSFET drivers. The controller features the ability to safely start-up into prebiased output loads and provides protection against overcurrent fault events. Overcurrent protection is implemented using top-side MOSFET rDS(ON) sensing, eliminating the need for a current sensing resistor.


The ISL8104 employs voltage-mode control with dual-edge modulation to achieve fast transient response. The operating frequency is adjustable from 50kHz to 1.5MHz with full (0% to 100%) PWM duty cycle capability. The error amplifier features a 15MHz (typ) gain-bandwidth product and 6V/µs slew rate enabling high converter bandwidth.

The output voltage of the converter can be regulated to as low as 0.597V with a tolerance of $\pm 1.0\%$ over the commercial temperature range (0°C to +70°C), and $\pm 1.5\%$ over industrial temperature range (-40°C to +85°C). Provided in the QFN package, a SS pin and REFIN pin enable supply sequencing and voltage tracking functionality.

Pinouts



ISL8104 (14 LD NARROW SOIC)
TOP VIEW



Features

- +8V ±5% to +14V ±10% Bias Voltage Range
 - 1.5V to 15.4V Input Voltage Range
- 0.597V Internal Reference Voltage
 - ±1.0% Over the Commercial Temperature Range
 - ±1.5% Over the Industrial Temperature Range
- Voltage-Mode PWM Control with Dual-Edge Modulation
- 14V High Speed N-Channel MOSFET Gate Drivers
 - 2.0A Source/3A Sink at 14V Bottom-Side Gate Drive
 - 1.25A Source/2A Sink at 14V Top-Side Gate Drive
- Fast Transient Response
 - 15MHz (typ) Gain-Bandwidth Error Amplifier with 6V/µs slew rate
 - Full 0% to 100% Duty Cycle Support
- Programmable Operating Frequency from 50kHz to 1.5MHz
- Lossless Programmable Overcurrent Protection
 - Top-Side MOSFET's r_{DS(ON)} Sensing
 - ~120ns Blanking Time
- Sourcing and Sinking Current Capability
- Support for Start-Up into Prebiased Loads
- Soft-Start Done and an External Reference Pin for Tracking Applications are Available in the QFN Package
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications


- · Test and Measurement Instruments
- Distributed DC/DC Power Architecture
- · Industrial Applications
- Telecom/Datacom Applications

Ordering Information


3				
PART # (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG.#
ISL8104CBZ	8104CBZ	0 to +70	14 Ld SOIC	M14.15
ISL8104IBZ	8104IBZ	-40 to +85	14 Ld SOIC	M14.15
ISL8104CRZ	8104CRZ	0 to +70	16 Ld 4x4 QFN	L16.4x4
ISL8104IRZ	8104IRZ	-40 to +85	16 Ld 4x4 QFN	L16.4x4
ISL8104EVAL1Z Evaluati			ard	
ISL8104EVAL2Z Evaluation Board				

^{*}Add "-T" suffix for tape and reel.


NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



Typical Application with Single Power Supply



Typical Application with Separated Power Supplies



Absolute Maximum Ratings

_	
Supply Voltage, V _{PVCC} ,V _{VCC}	.GND - 0.3V to +16V
Enable Voltage, V _{EN}	.GND - 0.3V to +16V
Soft-start Done Voltage, V _{SSDONE}	.GND - 0.3V to +16V
TSOC Voltage, V _{TSOC}	.GND - 0.3V to +16V
BOOT Voltage, VBOOT	.GND - 0.3V to +36V
LX Voltage, V _{LX} V _{BOOT} -	16V to V _{BOOT} + 0.3V
All Other Pins	. GND - 0.3V to 5.0V

Operating Conditions

Supply Voltage, V _{VCC}	+8V ±5% to +14V ±10%
Supply Voltage, V _{PVCC}	+8V $\pm 5\%$ to +14V $\pm 10\%$
Boot to Phase Voltage, VBOOT - VLX	V _{PVCC}
Ambient Temperature Range, ISL8104C.	0°C to +70°C
Ambient Temperature Range, ISL8104I	40°C to +85°C

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ _{JC} (°C/W)
SOIC Package (Note 1)	95	N/A
QFN Package (Notes 2, 3)	47	8.5
Maximum Junction Temperature		+150°C
Maximum Storage Temperature Range	65°	°C to +150°C
Maximum Lead Temperature (Soldering 10	0s)	+300°C
(SOIC - Lead tips only)		

ESD Ratings

ESD Classification	Class 2
--------------------	---------

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 2. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 3. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 4. Parameters are Guaranteed by Design.

Electrical Specifications Recommended Operating (

Recommended Operating Conditions, unless otherwise noted specifications in **bold** are valid for process, temperature, and line operating conditions.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{CC} SUPPLY CURRENT						
Shutdown Supply V _{CC}	I _{VCC}	SS/EN = 0V	3.5	6.1	8.5	mA
Shutdown Supply V _{PVCC}	I _{PVCC}	SS/EN = 0V	0.30	0.5	0.75	mA
POWER-ON RESET	<u> </u>			l .	l .	I
V _{CC} /V _{PVCC} Rising Threshold			6.55	7.10	7.55	V
V _{CC} /V _{PVCC} Hysteresis			170	250	500	mV
TSOC Rising Threshold			0.70	0.73	0.75	V
TSOC Hysteresis			180	200	220	mV
Enable - Rising Threshold			1.4	1.5	1.60	V
Enable - Hysteresis			175	250	325	mV
REFERENCE	<u> </u>			l .	l .	I
Reference Voltage		$T_J = 0$ °C to +70°C	0.591	0.597	0.603	V
		$T_J = -40$ °C to $+85$ °C	0.588	0.597	0.606	V
System Accuracy		T _J = 0°C to +70°C	-1.0	-	1.0	%
		$T_J = -40$ °C to $+85$ °C	-1.5	-	1.5	%
REFIN Current Source (QFN Only)			-4	-6	-8	μА
REFIN Threshold (QFN Only)			2.10	-	3.50	V
REFIN Offset (QFN Only)			-3	-	3	mV
OSCILLATOR	<u> </u>			l .	l .	I
Trim Test Frequency		R _{FSET} = OPEN V _{VCC} = 12	175	200	220	kHz
Total Variation (Note 4)		$8k\Omega$ < R _{FSET} to GND < $200k\Omega$	-	±15	-	%
Ramp Amplitude	ΔV _{OSC}	R _{FSET} = OPEN	1.7	1.9	2.15	V _{P-P}

FN9257.1 November 10, 2006

Electrical Specifications

Recommended Operating Conditions, unless otherwise noted specifications in **bold** are valid for process, temperature, and line operating conditions. **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Ramp bottom (Note 4)			-	1	-	V
ERROR AMPLIFIER	1		•	1	1	I
DC Gain (Note 4)		$R_L = 10k\Omega, C_L = 100pF$	-	88	-	dB
Gain-Bandwidth Product (Note 4)	GBWP	$R_L = 10k\Omega$, $C_L = 100pF$	-	15	-	MHz
Slew Rate (Note 4)	SR	$R_L = 10k\Omega$, $C_L = 100pF$	-	6	-	V/μs
COMP Source Current (Note 4)	ICOMPSRC		=	2	-	mA
COMP Sink Current (Note 4)	ICOMPSNK		-	2	-	mA
GATE DRIVERS	I		'			11
Top-side Drive Source Current (Note 4)	I _{T_SOURCE}	V _{BOOT} - V _{LX} = 14V, 3nF Load	-	1.25	-	Α
Top-side Drive Source Impedance	R _{T_SOURCE}	90mA Source Current	-	2.0	-	Ω
Top-side Drive Sink Current (Note 4)	I _{T_SINK}	V _{BOOT} - V _{LX} = 14V, 3nF Load	=	2	-	Α
Top-side Drive Sink Impedance	R _{T_SINK}	90mA Source Current	-	1.3	-	Ω
Bottom-side Drive Source Current (Note 4)	I _{B_SOURCE}	V _{PVCC} = 14V, 3nF Load	-	2	-	Α
Bottom-side Drive Source Impedance	R _{B_SOURCE}	90mA Source Current	=	1.3	-	Ω
Bottom-side Drive Sink Current (Note 4)	I _{B_SINK}	V _{PVCC} = 14V, 3nF Load	-	3	-	Α
Bottom-side Drive Sink Impedance	R _{B_SINK}	90mA Source Current	=	0.94	-	Ω
PROTECTION	<u> </u>					
TSOC Current	I _{TSOC}	$T_J = 0$ °C to +70°C	180	200	220	μА
		$T_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	176	200	224	μА
TSOC Measurement Offset (Note 4)	OCP _{OFFSET}	TSOC = 1.5V to 15.4V	-	±10	-	mV
SOFT-START	1	1	1		1	
Soft-start Current	I _{SS}		22	30	38	μА
SSDONE Low Output Voltage (QFN ONLY)		I _{SSDONE} = 2mA	-	-	0.30	V

Functional Pin Description (QFN/SOIC)

SS (Pin 1/3)

Connect a capacitor from this pin to ground. This capacitor, along with an internal $30\mu\text{A}$ current source, sets the soft-start interval of the converter.

COMP (Pin 2/4) and FB (Pin 3/5)

COMP and FB are the available external pins of the error amplifier. The FB pin is the inverting input of the error amplifier and the COMP pin is the error amplifier output. These pins are used to compensate the voltage-control feedback loop of the converter.

EN (Pin 4/6)

This pin is a TTL compatible input. Pull this pin below 0.8V to disable the converter. In shutdown the soft-start pin is discharged and the TGATE and BGATE pins are held low.

5

REFIN (QFN ONLY Pin 5)

Upon enable if REFIN is less than 2.2V, the external reference pin is used as the control reference instead of the internal 0.597V reference. An internal $6\mu A$ pull up to 5V is provided for disabling this functionality.

GND (Pin 6/7)

Signal ground for the IC. All voltage levels are measured with respect to this pin.

LX (Pin 7/8)

This pin connects to the source of the top-side MOSFET and the drain of the bottom-side MOSFET. This pin represents the return path for the top-side gate driver. During normal switching, this pin is used for top-side current sensing.

TGATE (Pin 8/9)

Connect TGATE to the top-side MOSFET gate. This pin provides the gate drive for the top-side MOSFET.

FN9257.1 November 10, 2006

BOOT (Pin 9/10)

This pin provides bias to the top-side MOSFET driver. A bootstrap circuit may be used to create a BOOT voltage suitable to drive a standard N-Channel MOSFET.

PGND (Pin 10/11)

This is the power ground connection. Tie the bottom-side MOSFET source and board ground to this pin.

BGATE (Pin 11/12)

Connect BGATE to the bottom-side MOSFET gate. This pin provides the gate drive for the bottom-side MOSFET.

PVCC (Pin 12/13)

Provide an 8V to 14V bias supply for the bottom-side gate drive to this pin. This pin should be bypassed with a capacitor to PGND.

VCC (Pin 13/14)

Provide an 8V to 14V bias supply for the chip to this pin. The pin should be bypassed with a capacitor to GND.

FSET (Pin 14/1)

This pin provides oscillator switching frequency adjustment. By placing a resistor (R_{FSET}) from this pin to GND, the switching frequency is set from between 200kHz and 1.5MHz according to the following equation:

$$\label{eq:RFSET} \mathsf{R}_{\text{FSET}}[\mathsf{k}\Omega] \approx \biggl(\frac{6500}{\mathsf{F}_{\text{s}}[\mathsf{k}\mathsf{Hz}] - 200[\mathsf{k}\mathsf{Hz}]} - 1.3 \biggr) \mathsf{k}\Omega \hspace{0.5cm} \text{(R}_{\text{FSET}} \text{ to GND)}$$

Alternately ISL8104's switching frequency can be lowered from 200kHz to 50kHz by connecting the FSET pin with a resistor to VCC according to the following equation:

$$\label{eq:RFSET} \mathsf{R}_{\mbox{FSET}}[\mathsf{k}\Omega] \approx \biggl(\frac{55000}{200[\mbox{kHz}] - \mbox{F}_{\mbox{S}}[\mbox{kHz}]} + 70 \biggr) \mathsf{k}\Omega \qquad \mbox{(R}_{\mbox{FSET}} \mbox{ to VCC)}$$




FIGURE 1. R_{FSET} RESISTANCE vs. FREQUENCY

6




FIGURE 2. BIAS SUPPLY CURRENT vs FREQUENCY

TSOC (Pin 15/2)

The current limit is programmed by connecting this pin with a resistor and capacitor to the drain of the top-side MOSEFT. A 200µA current source develops a voltage across the resistor which is then compared with the voltage developed across the top-side MOSFET. A blanking period of 120ns is provided for noise immunity.

SSDONE (QFN ONLY Pin 16)

Provides an open drain signal at the end of soft-start.

Functional Description

Initialization

The ISL8104 automatically initializes upon receipt of power. Special sequencing of the input supplies is not necessary. The Power-On Reset (POR) function continually monitors the bias voltage at the VCC pin and the driver input on the PVCC pin. When the voltages at VCC and PVCC exceed their rising POR thresholds, a $30\mu\text{A}$ current source driving the SS pin is enabled. Upon the SS pin exceeding 1V, the ISL8104 begins ramping the non-inverting input of the error amplifier from GND to the System Reference. During initialization the MOSFET drivers pull TGATE to LX and BGATE to PGND.

Soft-Start

During soft-start, an internal $30\mu\text{A}$ current source charges the external capacitor (C_{SS}) on the SS pin up to ~4V. If the ISL8104 is utilizing the internal reference, then as the SS pin's voltage ramps from 1V to 3V, the soft-start function scales the reference input (positive terminal of error amp) from GND to VREF (0.597V nominal). If the ISL8104 is utilizing an externally supplied reference, when the voltage on the SS pin reaches 1V, the internal reference input (into of the error amp) ramps from GND to the externally supplied reference at the same rate as the voltage on the SS pin. Figure 3 shows a typical soft-start interval. The rise time of the output voltage is, therefore, dependent upon the value of the soft-start

capacitor, C_{SS}. If the internal reference is used, then the soft-start capacitance value can be calculated through:

$$C_{SS} = \frac{30 \, \mu A \cdot t_{SS}}{2 V}$$

If an external reference is used, then the soft-start capacitance can be calculated through:

$$C_{SS} \, = \, \frac{30 \, \mu A \cdot t_{SS}}{V_{REFEXT}}$$




FIGURE 3. TYPICAL SOFT-START INTERVAL

Prebiased Load Start-up

Drivers are held in tri-state (TGATE pulled to LX, BGATE pulled to PGND) at the beginning of a soft-start cycle until two PWM pulses are detected. The bottom-side MOSFET is turned on first to provide for charging of the bootstrap capacitor. This method of driver activation provides support for start-up into prebiased loads by not activating the drivers until the control loop has entered its linear region, thereby substantially reducing output transients that would otherwise occur had the drivers been activated at the beginning of the soft-start cycle.

SSDONE

Soft-start done is only available in the 16 Lead QFN packaging option of the ISL8104. When the soft-start pin reaches 4V, an open drain signal is provided to support sequencing requirements. SSDONE is deasserted by disabling of the part, including pulling SS low, and by POR and OCP events.

Oscillator

The oscillator is a triangular waveform, providing for leading and falling edge modulation. The peak to peak of the ramp amplitude is set at 1.9V and varies as a function of frequency. At 50kHz the peak to peak amplitude is approximately 1.8V while at 1.5MHz it is approximately 2.2V. In the event the regulator operates at 100% duty cycle for 64

clock cycles an automatic boot cap refresh circuit will activate turning on BGATE for approximately 1/2 of a clock cycle.

Overcurrent Protection

The OCP function is enabled with the drivers at start-up. OCP is implemented via a resistor (R_{TSOC}) and a capacitor (C_{TSOC}) connecting the TSOC pin and the drain of the top-side MOSEFT. An internal 200mA current source develops a voltage across R_{TSOC} which is then compared with the voltage developed across the top-side MOSFET at turn on as measured at the LX pin. When the voltage drop across the MOSFET exceeds the voltage drop across the resistor, a sourcing OCP event occurs. C_{TSOC} is placed in parallel with R_{TSOC} to smooth the voltage across R_{TSOC} in the presence of switching noise on the input bus.

A 120ns blanking period is used to reduce the current sampling error due to leading-edge switching noise. An additional simultaneous 120ns low pass filter is used to further reduce measurement error due to noise.

OCP faults cause the regulator to disable (top- and bottom-side drives disabled, SSDONE pulled low, soft-start capacitor discharged) itself for a fixed period of time, after which a normal soft-start sequence is initiated. If the voltage on the SS pin is already at 4V and an OCP is detected, a $30\mu A$ current sink is immediately applied to the SS pin. If an OCP is detected during soft-start, the $30\mu A$ current sink will not be applied until the voltage on the SS pin has reached 4V. This current sink discharges the C_{SS} capacitor in a linear fashion. Once the voltage on the SS pin has reached approximately 0V, the normal soft-start sequence is initiated. If the fault is still present on the subsequent restart, the ISL8104 will repeat this process in a hiccup mode. Figure 4 shows a typical reaction to a repeated overcurrent condition that places the regulator in a hiccup mode. If the regulator is




FIGURE 4. TYPICAL OVERCURRENT PROTECTION

repeatedly tripping overcurrent, the hiccup period can be approximated by the following formula:

$$T_{\mbox{\scriptsize HICCUP}} = \frac{2 \cdot 4 \mbox{\scriptsize V} \cdot \mbox{\scriptsize C}_{\mbox{\scriptsize SS}}}{30 \mu \mbox{\scriptsize A}}$$

The OCP trip point varies mainly due to MOSFET $r_{DS(ON)}$ variations and layout noise concerns. To avoid overcurrent tripping in the normal operating load range, find the R_{OCSET} resistor from the following equations with:

- The maximum r_{DS(ON)} at the highest junction temperature;
- 2. The minimum I_{TSOC} from the specification table; Determine the overcurrent trip point greater than the maximum output continuous current at maximum inductor ripple current.

Simple OCP Equation

$$R_{\text{TSOC}} = \frac{I_{\text{OC_SOURCE}} \circ r_{\text{DS(ON)}}}{200 \mu \text{A}}$$

Detailed OCP Equation

$$\mathsf{R}_{\mathsf{TSOC}} = \frac{\left(\mathsf{I}_{\mathsf{OC_SOURCE}} + \frac{\Delta \mathsf{I}}{2}\right) \bullet \mathsf{r}_{\mathsf{DS}(\mathsf{ON})}}{\mathsf{I}_{\mathsf{TSOC}} \bullet \mathsf{N}_{\mathsf{T}}}$$

 $N_T = NUMBER OF TOP-SIDE MOSFETS$

$$\Delta I = \frac{V_{IN} - V_{OUT}}{F_{SW} \bullet L_{OUT}} \bullet \frac{V_{OUT}}{V_{IN}}$$

F_{SW} = Regulator Switching Frequency

High Speed MOSFET Gate Driver

The integrated driver has the same drive capability and feature as the Intersil's 12V gate driver, ISL6612. The PWM tri-state feature helps prevent a negative transient on the output voltage when the output is being shut down. This eliminates the Schottky diode that is used in some systems for protecting the loads from reversed-output-voltage damage. See the ISL6612 data sheet for specification parameters that are not defined in the current ISL8104 electrical specifications table.

Reference Input

The REFIN pin allows the user to bypass the internal 0.597V reference with an external reference. If REFIN is NOT above ~2.2V, the external reference pin is used as the control reference instead of the internal 0.597V reference. When not using the external reference option the REFIN pin should be left floating. An internal 6μ A pull-up keeps this REFIN pin above 2.2V in this situation.

Internal Reference and System Accuracy

The Internal Reference is set to 0.597V. The total DC system accuracy of the system is to be within 1.5% over the industrial temperature range. System Accuracy includes Error Amplifier offset, and Reference Error. The use of REFIN may add up to 3mV of offset error into the system (as the Error Amplifier offset is trimmed out via the internal System reference.)

Application Guidelines

Layout Considerations

As in any high frequency switching converter, layout is very important. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces. The critical components should be located as close together as possible using ground plane construction or single point grounding.

A multi-layer printed circuit board is recommended. Figure 5 shows the critical components of the converter. Note that




FIGURE 5. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS

capacitors C_{IN} and C_{OUT} could each represent numerous physical capacitors. Dedicate one solid layer, usually a middle layer of the PC board, for a ground plane and make all critical component ground connections with vias to this layer. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. Keep the metal runs from the LX terminals to the output inductor short. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the LX nodes. Use the remaining printed circuit layers for small signal wiring.

Locate the ISL8104 within 2 to 3 inches of the MOSFETs, Q1 and Q2 (1 inch or less for 500kHz or higher operation). The circuit traces for the MOSFETs' gate and source connections from the ISL8104 must be sized to handle up to 3A peak current. Minimize any leakage current paths on the SS pin and locate the capacitor, C_{SS} close to the SS pin as the internal current source is only $30\mu\text{A}$. Provide local V_{CC} decoupling between VCC and GND pins. Locate the capacitor, C_{BOOT} as close as practical to the BOOT pin and the phase node.

Compensating the Converter

This section highlights the design consideration for a voltagemode controller requiring external compensation. To address a broad range of applications, a type-3 feedback network is recommended (see Figure 6).




FIGURE 6. COMPENSATION CONFIGURATION FOR THE ISL8104 CIRCUIT

Figure 7 highlights the voltage-mode control loop for a synchronous-rectified buck converter. The output voltage is regulated to the reference voltage level. The error amplifier output is compared with the oscillator triangle wave to provide a pulse-width modulated wave with an amplitude of V_{IN} at the LX node. The PWM wave is smoothed by the output filter. The output filter capacitor bank's equivalent series resistance is represented by the series resistor ESR.

The modulator transfer function is the small-signal transfer function of V_{OUT}/V_{COMP} . This function is dominated by a DC gain and shaped by the output filter, with a double pole break frequency at F_{LC} and a zero at F_{CE} . For the purpose

of this analysis, L and DCR represent the output inductance and its DCR, while C and ESR represents the total output capacitance and its equivalent series resistance.

$$F_{LC} = \frac{1}{2\pi \cdot \sqrt{L \cdot C}}$$
 $F_{CE} = \frac{1}{2\pi \cdot C \cdot ESR}$




FIGURE 7. VOLTAGE-MODE BUCK CONVERTER COMPENSATION DESIGN

The compensation network consists of the error amplifier (internal to the ISL8104) and the external $R_1\text{-}R_3,\,C_1\text{-}C_3$ components. The goal of the compensation network is to provide a closed loop transfer function with high 0dB crossing frequency (F_0 ; typically 0.1 to 0.3 of F_{SW}) and adequate phase margin (better than 45 degrees). Phase margin is the difference between the closed loop phase at F_{0dB} and 180°. The equations that follow relate the compensation network's poles, zeros and gain to the components ($R_1,\,R_2,\,R_3,\,C_1,\,C_2,\,$ and C_3) in Figures 6 and 7. Use the following guidelines for locating the poles and zeros of the compensation network:

1. Select a value for R $_1$ (1k Ω to 10k Ω , typically). Calculate value for R $_2$ for desired converter bandwidth (F $_0$). If setting the output voltage to be equal to the reference set voltage as shown in Figure 7, the design procedure can be followed as presented.

$$R_2 = \frac{V_{OSC} \cdot R_1 \cdot F_0}{D_{MAX} \cdot V_{IN} \cdot F_{LC}}$$

int<u>ersil</u>

As the ISL8104 supports 100% duty cycle, D_{MAX} equals 1. The ISL8104 uses a fixed ramp amplitude (VOSC) of 1.9V, the above equation simplifies to:

$$R_2 = \frac{1.9 \cdot R_1 \cdot F_0}{V_{IN} \cdot F_{LC}}$$

2. Calculate C_1 such that F_{Z1} is placed at a fraction of the F_{LC} , at 0.1 to 0.75 of F_{LC} (to adjust, change the 0.5 factor below to the desired number). The higher the quality factor of the output filter and/or the higher the ratio F_{CE}/F_{LC} , the lower the F_{Z1} frequency (to maximize phase boost at F_{LC}).

$$C_1 = \frac{1}{2\pi \cdot R_2 \cdot 0.5 \cdot F_{LC}}$$

3. Calculate C2 such that FP1 is placed at FCF.

$$C_2 = \frac{C_1}{2\pi \cdot R_2 \cdot C_1 \cdot F_{CE} - 1}$$

4. Calculate R_3 such that F_{Z2} is placed at F_{LC} . Calculate C_3 such that F_{P2} is placed below F_{SW} (typically, 0.3 to 1.0 times F_{SW}). F_{SW} represents the switching frequency of the regulator. Change the numerical factor (0.7) below to reflect desired placement of this pole. Placement of Fp2 lower in frequency helps reduce the gain of the compensation network at high frequency, in turn reducing the HF ripple component at the COMP pin and minimizing resultant duty cycle jitter.

$$R_3 = \frac{R_1}{\frac{F_{SW}}{F_{LC}} - 1}$$

$$C_3 = \frac{1}{2\pi \cdot R_3 \cdot 0.7 \cdot F_{SW}}$$

It is recommended that a mathematical model be used to plot the loop response. Check the loop gain against the error amplifier's open-loop gain. Verify phase margin results and adjust as necessary. The following equations describe the frequency response of the modulator (G_{MOD}), feedback compensation (GFR) and closed-loop response (GCL):

$$\begin{split} G_{MOD}(f) &= \frac{D_{MAX} \cdot V_{IN}}{V_{OSC}} \cdot \frac{1 + s(f) \cdot ESR \cdot C}{1 + s(f) \cdot (ESR + DCR) \cdot C + s^2(f) \cdot L \cdot C} \\ G_{FB}(f) &= \frac{1 + s(f) \cdot R_2 \cdot C_1}{s(f) \cdot R_1 \cdot (C_1 + C_2)} \cdot \\ &= \frac{1 + s(f) \cdot (R_1 + R_3) \cdot C_3}{(1 + s(f) \cdot R_3 \cdot C_3) \cdot \left(1 + s(f) \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right)} \\ G_{CL}(f) &= G_{MOD}(f) \cdot G_{FB}(f) \qquad \text{where, } s(f) = 2\pi \cdot f \cdot j \end{split}$$

COMPENSATION BREAK FREQUENCY EQUATIONS

$$\begin{split} F_{Z1} &= \frac{1}{2\pi \cdot R_2 \cdot C_1} & F_{P1} &= \frac{1}{2\pi \cdot R_2 \cdot \frac{C_1 \cdot C_2}{C_1 + C_2}} \\ F_{Z2} &= \frac{1}{2\pi \cdot (R_1 + R_3) \cdot C_3} & F_{P2} &= \frac{1}{2\pi \cdot R_3 \cdot C_3} \end{split}$$

Figure 8 shows an asymptotic plot of the DC/DC converter's gain vs. frequency. The actual Modulator Gain has a high gain peak dependent on the quality factor (Q) of the output filter, which is not shown. Using the above guidelines should yield a compensation gain similar to the curve plotted. The open loop error amplifier gain bounds the compensation gain. Check the compensation gain at F_{P2} against the capabilities of the error amplifier. The closed loop gain, GCI, is constructed on the log-log graph of Figure 8 by adding the modulator gain, G_{MOD} (in dB), to the feedback compensation gain, G_{FB} (in dB). This is equivalent to multiplying the modulator transfer function and the compensation transfer function and then plotting the resulting gain.




FIGURE 8. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN

A stable control loop has a gain crossing with close to a -20dB/decade slope and a phase margin greater than 45°. Include worst case component variations when determining phase margin. The mathematical model presented makes a number of approximations and is generally not accurate at frequencies approaching or exceeding half the switching frequency. When designing compensation networks, select target crossover frequencies in the range of 10% to 30% of the switching frequency, FSW.

Component Selection Guidelines

Output Capacitor Selection

An output capacitor is required to filter the output and supply the load transient current. The filtering requirements are a function of the switching frequency and the ripple current. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current.

intersil FN9257.1 November 10, 2006

10

These requirements are generally met with a mix of capacitors and careful layout.

For applications that have transient load rates above 1A/ns, high frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (effective series resistance) and voltage rating requirements rather than actual capacitance requirements.

High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements.

Use only specialized low-ESR capacitors intended for switching-regulator applications for the bulk capacitors. The bulk capacitor's ESR will determine the output ripple voltage and the initial voltage drop after a high slew-rate transient. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the equivalent series inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Work with your capacitor supplier and measure the capacitor's impedance with frequency to select a suitable component. In most cases, multiple electrolytic capacitors of small case size perform better than a single large case capacitor.

Output Inductor Selection

The output inductor is selected to meet the output voltage ripple requirements and minimize the converter's response time to the load transient. The inductor value determines the converter's ripple current and the ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by the following equations:

$$\Delta I = \frac{V_{IN} - V_{OUT}}{Fs \times L} \bullet \frac{V_{OUT}}{V_{IN}} \qquad \Delta V_{OUT} = \Delta I \times ESR$$

Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the ISL8104 will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor.

Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. The following equations give the approximate response time interval for application and removal of a transient load:

$$\mathsf{T}_{\mathsf{RISE}} = \frac{\mathsf{L}_{\mathsf{O}} \times \mathsf{I}_{\mathsf{TRAN}}}{\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}} \qquad \mathsf{T}_{\mathsf{FALL}} = \frac{\mathsf{L}_{\mathsf{O}} \times \mathsf{I}_{\mathsf{TRAN}}}{\mathsf{V}_{\mathsf{OUT}}}$$

where: I_{TRAN} is the transient load current step, T_{RISE} is the response time to the application of load, and T_{FALL} is the response time to the removal of load. With a +5V input source, the worst case response time can be either at the application or removal of load and dependent upon the output voltage setting. Be sure to check both of these equations at the minimum and maximum output levels for the worst case response time.

Input Capacitor Selection

Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the current needed each time Q1 turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of Q1 and the source of Q2.

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select a bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage, a voltage rating of 1.5 times greater is a conservative guideline. The RMS current rating requirement for the input capacitor of a buck regulator is approximately 1/2 the DC load current.

For a through hole design, several electrolytic capacitors (Panasonic HFQ series or Nichicon PL series or Sanyo MV-GX or equivalent) may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge-current at power-up. The TPS series available from AVX, and the 593D series from Sprague are both surge current tested.

MOSFET Selection/Considerations

The ISL8104 requires at least 2 N-Channel power MOSFETs. These should be selected based upon $r_{DS(ON)}$, gate supply requirements, and thermal management requirements.

In high-current applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two loss

components; conduction loss and switching loss. At a 300kHz switching frequency, the conduction losses are the largest component of power dissipation for both the top-side and the bottom-side MOSFETs. These losses are distributed between the two MOSFETs according to duty factor (see the following equations). Only the top-side MOSFET exhibits switching losses, since the schottky rectifier clamps the switching node before the synchronous rectifier turns on.

$$P_{top\text{-side}} = I_O^2 \times r_{DS(ON)} \times D + \frac{1}{2} \text{ lo } \times V_{IN} \times T_{SW} \times Fs$$

$$P_{bottom\text{-side}} = I_O^2 \times r_{DS(ON)} \times (1 - D)$$

where: D is the duty cycle = V_O / V_{IN} , T_{SW} is the switching interval, and Fs is the switching frequency.

These equations assume linear voltage-current transitions and do not adequately model power loss due the reverse-recovery of the bottom-side MOSFETs body diode. The gate-charge losses are dissipated by the ISL8104 and don't heat the MOSFETs. However, large gate-charge increases the switching interval, T_{SW} which increases the top-side MOSFET switching losses. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow.

Standard-gate MOSFETs are normally recommended for use with the ISL8104. However, logic-level gate MOSFETs can be used under special circumstances. The input voltage, top-side gate drive level, and the MOSFETs absolute gate-to-source voltage rating determine whether logic-level MOSFETs are appropriate.

Figure 9 shows the top-side gate drive (BOOT pin) supplied by a bootstrap circuit from +14V. The boot capacitor, C_{BOOT} develops a floating supply voltage referenced to the LX pin. This supply is refreshed each cycle to a voltage of +14V less the boot diode drop (V_D) when the bottom-side MOSFET, Q2 turns on. A MOSFET can only be used for Q1 if the MOSFETs absolute gate-to-source voltage rating exceeds the maximum voltage applied to +14V. For Q2, a logic-level MOSFET can be used if its absolute gate-to-source voltage rating also exceeds the maximum voltage applied to +14V.

Figure 10 shows the top-side gate drive supplied by a direct connection to +14V. This option should only be used in converter systems where the main input voltage is +5VDC or less. The peak top-side gate-to-source voltage is approximately +14V less the input supply. For +5V main power and +14VDC for the bias, the gate-to-source voltage of Q1 is 9V. A logic-level MOSFET is a good choice for Q1 and a logic-level MOSFET can be used for Q2 if its absolute gate-to-source voltage rating exceeds the maximum voltage applied to PVCC. This method reduces the number of




FIGURE 9. TOP-SIDE GATE DRIVE - BOOTSTRAP OPTION

required external components, but does not provide for immunity to phase node ringing during turn on and may result in lower system efficiency.





FIGURE 10. TOP-SIDE GATE DRIVE - DIRECT V_{CC} DRIVE OPTION

Schottky Selection

Rectifier D2 is a clamp that catches the negative inductor swing during the dead time between turning off the bottom-side MOSFET and turning on the top-side MOSFET. The diode must be a Schottky type to prevent the lossy parasitic MOSFET body diode from conducting. It is acceptable to omit the diode and let the body diode of the bottom-side MOSFET clamp the negative inductor swing, but efficiency could slightly decrease as a result. The diode's rated reverse breakdown voltage must be greater than the maximum input voltage.

FN9257.1 November 10, 2006

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C)
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050 BSC		1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	14		1	4	7
α	0°	8º	0°	8°	-

Rev. 0 12/93

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L16.4x4

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220-VGGC ISSUE C)

SYMBOL	MIN NOMINAL MAX		NOTES		
Α	0.80	0.90	1.00	-	
A1	-	-	0.05	-	
A2	-	-	1.00	9	
A3		0.20 REF		9	
b	0.23	0.28	0.35	5, 8	
D		4.00 BSC		-	
D1		3.75 BSC		9	
D2	1.95	2.10	2.25	7, 8	
Е	4.00 BSC			-	
E1	3.75 BSC			9	
E2	1.95	1.95 2.10 2.25		7, 8	
е		0.65 BSC		-	
k	0.25	-	-	-	
L	0.50	0.60	0.75	8	
L1	-	-	0.15	10	
N	16			2	
Nd	4			3	
Ne	4			3	
Р	0.60			9	
θ	-	-	12	9	

Rev. 5 5/04

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
- Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com