

June 2004

FN4836.1

700MHz, SOT-23, Low Distortion Current Feedback Operational Amplifier

OBSOLETE PRODUCT POSSIBLE SUBSTITUTE PRODUCT

MR80C86/B供应商

The HFA1150 is a high-speed, wideband, fast settling op amp built with Intersil's proprietary complementary bipolar UHF-1 process. The current feedback architecture delivers superb bandwidth even at very high gains (>300MHz at $A_V = 10$), and the low distortion and excellent video parameters make this amplifier ideal for communication and professional video applications.


Though specified for \pm 5V operation, the HFA1150 operates with single supply voltages as low as 4.5V, and requires only 3.4mA of I_{CC} in 5V applications (see Application Information section, and Application Note AN9891).

For a lower power amplifier in a SOT-23 package, please refer to the HFA1155 data sheet.

Part # Information

PART NUMBER (BRAND)	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.			
HFA1150IB (H1150I)	-40 to 85	8 Ld SOIC	M8.15			
HFA1150IB96 (H1150I)	-40 to 85	8 Ld SOIC Tape and Reel	M8.15			
HFA1150IH96 (1150)	-40 to 85	5 Ld SOT-23 Tape and Reel	P5.064			
HFA11XXEVAL	DIP Evaluation Board for High-Speed Op Amps					
OPAMPSOT23EVAL	SOT-23 Evaluation Board for High-Speed Op Amps					

Pinouts




Features

Low Distortion (5MHz, HD2)67dBe	С
• a-3dB Bandwidth 700MHz	z
High Slew Rate	s
• Fast Settling Time (0.1%) 20ns	5
• Excellent Gain Flatness ± 0.05 dB to 100MHz	z
High Output Current	٩
• Fast Overdrive Recovery <5ns	s
 Operates with 5V Single Supply (See AN9891) 	

Applications

- Video Switching and Routing
- Pulse and Video Amplifiers
- RF/IF Signal Processing
- Flash A/D Driver
- Medical Imaging Systems
- Related Literature
 - AN9420, Current Feedback Theory
 - AN9891, Single 5V Supply Operation





1

Absolute Maximum Ratings T_A = 25°C

Voltage Between V+ and V 12V
Input Voltage V _{SUPPLY}
Differential Input Voltage 5V
Output Current (50% Duty Cycle)
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) 600V

Operating Conditions

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)
SOIC Package	175
SOT-23 Package	225
Moisture Sensitivity (see Technical Brief Th	B363)
SOIC Package	Level 1
SOT-23 Package	Level 1
Maximum Junction Temperature (Plastic Pa	ackage)150 ⁰ C
Maximum Storage Temperature Range	65 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10 (Lead Tips Only)	0s)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

	TEST CONDITIONS	(NOTE 2) TEST LEVEL	TEMP. (^o C)	HFA1150IB (SOIC)			HFA1150IH (SOT-23)			
PARAMETER				MIN	ТҮР	МАХ	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS										
Input Offset Voltage (Note 3)		А	25	-	2	6	-	2	6	mV
		А	Full	-	-	10	-	-	10	mV
Input Offset Voltage Drift		С	Full	-	10	-	-	10	-	μV/ ^o C
V _{IO} CMRR	$\Delta V_{CM} = \pm 2V$	А	25	40	46	-	40	46	-	dB
		А	Full	38	-	-	38	-	-	dB
V _{IO} PSRR	$\Delta V_{S} = \pm 1.25 V$	А	25	45	50	-	45	50	-	dB
		А	Full	42	-	-	42	-	-	dB
Non-Inverting Input Bias Current	+IN = 0V	А	25	-	25	40	-	25	40	μA
(Note 3)		А	Full	-	-	65	-	-	65	μA
+I _{BIAS} Drift		С	Full	-	40	-	-	40	-	nA/ ^o C
+I _{BIAS} CMS	$\Delta V_{CM} = \pm 2V$	A	25	-	20	40	-	20	40	μA/V
		А	Full	-	-	50	-	-	50	μA/V
Inverting Input Bias Current (Note 3)	-IN = 0V	А	25	-	12	50	-	12	50	μA
		А	Full	-	-	60	-	-	60	μA
-I _{BIAS} Drift		С	Full	-	40	-	-	40	-	nA/ ^o C
-I _{BIAS} CMS	$\Delta V_{CM} = \pm 2V$	A	25	-	1	7	-	1	7	μA/V
		А	Full	-	-	10	-	-	10	μA/V
-I _{BIAS} PSS	$\Delta V_{S} = \pm 1.25 V$	A	25	-	6	15	-	6	15	μA/V
		А	Full	-	-	27	-	-	27	μA/V
Non-Inverting Input Resistance		A	25	25	50	-	25	50	-	kΩ
Inverting Input Resistance		С	25	-	25	-	-	25	-	Ω
Input Capacitance (Either Input)		В	25	-	2	-	-	2	-	pF
Input Common Mode Range		С	Full	±2.5	±3.0	-	±2.5	±3.0	-	V
Input Noise Voltage (Note 3)	100kHz	В	25	-	4.7	-	-	4.7	-	nV/√Hz
+Input Noise Current (Note 3)	100kHz	В	25	-	20	-	-	20	-	pA/√Hz
-Input Noise Current (Note 3)	100kHz	В	25	-	40	-	-	40	-	pA/√Hz
TRANSFER CHARACTERISTICS	1			1	1	I	1	1	1	
Open Loop Transimpedance Gain (Note 3)		В	25	-	450	-	-	450	-	kΩ
Minimum Stable Gain		A	Full	1	-	-	1	-	-	V/V

PARAMETER	TEST CONDITIONS	(NOTE 2) TEST LEVEL	TEMP. (^o C)	HFA1150IB (SOIC)			HFA1150IH (SOT-23)			
				MIN	TYP	МАХ	MIN	TYP	МАХ	UNITS
AC CHARACTERISTICS $A_V = +2$, (Note 4)	 Unless Otherwise Spec 	ified								
-3dB Bandwidth	A _V = -1	В	25	-	650	-	-	540	-	MHz
(V _{OUT} = 0.2V _{P-P} , Note 3)	A _V = +1	В	25	-	600	-	-	500	-	MHz
	A _V = +2	В	25	-	700	-	-	540	-	MHz
-3dB Bandwidth ($V_{OUT} = 2V_{P-P}$)	A _V = +2	В	25	-	375	-	-	350	-	MHz
Gain Flatness	To 25MHz	В	25	-	±0.03	-	-	±0.05	-	dB
$(V_{OUT} = 0.2V_{P-P}, Note 3)$	To 50MHz	В	25	-	±0.04	-	-	±0.08	-	dB
	To 100MHz	В	25	-	±0.05	-	-	±0.1	-	dB
Full Power Bandwidth	A _V = +1	В	25	-	100	-	-	90	-	MHz
$(V_{OUT} = 5V_{P-P}, Note 3)$	A _V = +2	В	25	-	175	-	-	160	-	MHz
OUTPUT CHARACTERISTICS $A_V = +2$, (Note 4) Unless Otherwise	Specified	1							1
Output Voltage	A _V = -1	А	25	±3.0	±3.3	-	±3.0	±3.3	-	V
		Α	Full	±2.5	±3.0	-	±2.5	±3.0	-	V
Output Current	$R_L = 50\Omega, A_V = -1$	Α	25, 85	±50	±60	-	±50	±60	-	mA
		Α	-40	±35	±50	-	±35	±50	-	mA
DC Closed Loop Output Impedance (Note 3)	В	25	-	0.07	-	-	0.07	-	Ω
2nd Harmonic Distortion (Note 3)	5MHz, V _{OUT} = 2V _{P-P}	В	25	-	-67	-	-	-67	-	dBc
	30MHz, V _{OUT} = 2V _{P-P}	В	25	-	-53	-	-	-53	-	dBc
3rd Harmonic Distortion (Note 3)	5MHz, V _{OUT} = 2V _{P-P}	В	25	-	<-100	-	-	<-100	-	dBc
	$30MHz, V_{OUT} = 2V_{P-P}$	В	25	-	-76	-	-	-76	-	dBc
TRANSIENT CHARACTERISTICS A _V = +	2, (Note 4) Unless Other	wise Speci	fied		I		I		I	
Rise and Fall Times	$V_{OUT} = 0.5 V_{P-P}$	В	25	-	0.6	-	-	0.7	-	ns
Overshoot	$V_{OUT} = 0.5 V_{P-P}$	В	25	-	12	-	-	12	-	%
Slew Rate (V _{OUT} = 5V _{P-P})	A _V = -1	В	25	-	2700	-	-	2500	-	V/µs
	A _V = +1	В	25	-	750	-	-	700	-	V/µs
	A _V = +2	В	25	-	1300	-	-	1200	-	V/µs
Settling Time (V _{OUT} = 2V to 0V, Note 3)	To 0.1%	В	25	-	20	-	-	30	-	ns
	To 0.05%	В	25	-	33	-	-	37	-	ns
	To 0.01%	В	25	-	55	-	-	60	-	ns
Overdrive Recovery Time	V _{IN} = ±2V	В	25	-	5	-	-	5	-	ns
VIDEO CHARACTERISTICS $A_V = +2$, (No	ote 4) Unless Otherwise S	pecified								
Differential Gain	NTSC, $R_L = 150\Omega$	В	25	-	0.02	-	-	0.02	-	%
	 NTSC, R _L = 75Ω	В	25	-	0.04	-	-	0.04	-	%
Differential Phase	NTSC, R _L = 150Ω	В	25	-	0.03	-	-	0.03	-	Degrees
	NTSC, $R_L = 75\Omega$	В	25	-	0.06	-	-	0.06	-	Degrees
POWER SUPPLY CHARACTERISTICS		<u> </u>			I		I		I	
Power Supply Range	Note 5	В	Full	±2.25	-	±5.5	±2.25	-	±5.5	V
Power Supply Current (Note 3)		A	Full	-	12	16	-	12	16	mA

Electrical Specifications $V_{SUPPLY} = \pm 5V$, $A_V = 1$, $R_F = 510\Omega$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)

NOTES:

2. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.

3. See Typical Performance Curves for more information.

4. The feedback resistor value depends on closed loop gain and package type. See the "Optimum Feedback Resistor" table in the Application Information section for values used for characterization.

5. The minimum supply voltage entry is a typical value.

Application Information

Relevant Application Notes

The following Application Notes pertain to the HFA1150:

- AN9787 An Intuitive Approach to Understanding Current Feedback Amplifiers
- AN9420 Current Feedback Amplifier Theory and Applications
- AN9663-Converting from Voltage Feedback to Current Feedback Amplifiers
- AN9891-Operating the HFA1150 from 5V Single Supply

These publications may be obtained from Intersil's web site (http://www.intersil.com) or via our AnswerFAX system.

Performance Differences Between Packages

The HFA1150 is a high frequency current feedback amplifier. As such, it is sensitive to parasitic capacitances which influence the amplifier's operation. The different parasitic capacitances of the SOIC and SOT-23 packages yield performance differences (notably bandwidth and bandwidth related parameters) between the two devices - see Electrical Specification tables for details.

Because of these performance differences, designers should evaluate and breadboard with the same package style to be used in production.

Note that some "Typical Performance Curves" have separate graphs for each package type. Graphs not labeled with a specific package type are applicable to both packages.

Optimum Feedback Resistor

The enclosed frequency response graphs detail the performance of the HFA1150 in various gains. Although the bandwidth dependency on A_{CL} isn't as severe as that of a voltage feedback amplifier, there is an appreciable decrease in bandwidth at higher gains. This decrease can be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R_F. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and the RF, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R_F. The HFA1150 is optimized for a $R_F = 576\Omega/499\Omega$ (SOIC/SOT-23), at a gain of +2. Decreasing R_F decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback causes the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so R_F can be decreased in a tradeoff of stability for bandwidth. The table below lists recommended R_F values for various gains, and the expected bandwidth.

OPTIMUM FEEDBACK RESISTOR

A _{CL}	R _F (Ω) SOIC/SOT-23	BANDWIDTH (MHz) SOIC/SOT-23
-1	422/464	650/540
+1	383, (+R _S = 226)/ 549, (+R _S = 100)	600/500
+2	576/499	700/540
+5	348/422	480/400
+10	178/348	380/300

5V Single Supply Operation

This amplifier operates at single supply voltages down to 4.5V. The dramatic supply current reduction at this operating condition (refer also to Figure 25) makes this op amp an even better choice for low power 5V systems. Refer to Application Note AN9891 for further information.


Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor (R_S) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the R_S and C_L combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 R_S and C_L form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 700MHz/540MHz (SOIC/SOT-23, A_V = +2). By decreasing R_S as C_L increases (as illustrated by the curves), the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth still decreases as the load capacitance increases. For example, at A_V = +2, R_S = 20 Ω , C_L = 22pF, the SOIC bandwidth is 410MHz, but the bandwidth drops to 110MHz at A_V = +2, R_S = 5 Ω , C_L = 390pF.

4





PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10\mu F)$ tantalum in parallel with a small value chip $(0.1\mu F)$ capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Output capacitance, such as that resulting from an improperly terminated transmission line, will degrade the frequency response of the amplifier and may cause oscillations. In most cases, the oscillation can be avoided by placing a resistor in series with the output.

Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input. The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and eventual instability. To reduce this capacitance, remove the ground plane under traces connected to -IN and keep these traces as short as possible.

Examples of good high frequency layouts are the evaluation boards shown below.

Evaluation Boards

The performance of the HFA1150IB (SOIC) may be evaluated using the HFA11XX Evaluation Board and a SOIC to DIP adaptor like the Aries Electronics Part Number 08-350000-10. The SOT-23 version can be evaluated using the OPAMPSOT23EVAL board.

To order evaluation boards (part number HFA11XXEVAL or OPAMPSOT23EVAL), please contact your local sales office.

The schematic and layout of the HFA11XXEVAL and OPAMPSOT23EVAL boards are shown below.







FIGURE 2. HFA11XXEVAL SCHEMATIC


HFA11XXEVAL TOP LAYOUT




HFA11XXEVAL BOTTOM LAYOUT








OPAMPSOT23EVAL GND LAYOUT




OPAMPSOT23EVAL BOTTOM LAYOUT


FIGURE 3. OPAMPSOT23EVAL SCHEMATIC



OPAMPSOT23EVAL TOP LAYOUT









 $R_L = 100\Omega$, Unless Otherwise Specified




FIGURE 5. LARGE SIGNAL PULSE RESPONSE

 $V_{SUPPLY} = \pm 5V$, $R_F = Value$ From the "Optimum Feedback Resistor" Table, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)




FIGURE 6. SMALL SIGNAL PULSE RESPONSE




FIGURE 8. SMALL SIGNAL PULSE RESPONSE




FIGURE 10. SMALL SIGNAL PULSE RESPONSE





FIGURE 7. LARGE SIGNAL PULSE RESPONSE









FIGURE 11. LARGE SIGNAL PULSE RESPONSE

 $V_{SUPPLY} = \pm 5V$, $R_F = Value$ From the "Optimum Feedback Resistor" Table, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)



 V_{SUPPLY} = ±5V, R_F = Value From the "Optimum Feedback Resistor" Table, T_A = 25°C,

 $R_L = 100\Omega$, Unless Otherwise Specified (Continued)




FIGURE 18. GAIN FLATNESS





FIGURE 20. OPEN LOOP TRANSIMPEDANCE






FIGURE 19. FULL POWER BANDWIDTH





FIGURE 21. CLOSED LOOP OUTPUT RESISTANCE



 $V_{SUPPLY} = \pm 5V$, $R_F = Value$ From the "Optimum Feedback Resistor" Table, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)




FIGURE 24. INPUT NOISE vs FREQUENCY




FIGURE 26. 2nd HARMONIC DISTORTION vs POUT




FIGURE 25. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 27. 3rd HARMONIC DISTORTION vs POUT

Die Characteristics

DIE DIMENSIONS:

53 mils x 25mils 1350μm x 630μm

METALLIZATION:

Type: Metal 1: AlCu (2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ Type: Metal 2: AlCu (2%) Thickness: Metal 2: 16kÅ ±0.8kÅ

Metallization Mask Layout

PASSIVATION:

Type: Nitride Thickness: 4kÅ ±0.5kÅ


TRANSISTOR COUNT:

40

SUBSTRATE POTENTIAL (POWERED UP):

Floating (Recommend Connection to V-)

HFA1150



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com