

## HIGH SPEED 2K X 16 DUAL-PORT SRAM

## Features


- High-speed access
  - Military: 25/35/45/55/70/90ns (max.)
  - Industrial: 25/35/55ns (max.)
  - Commercial: 20/25/35/45/55/70/90ns (max.)
- Low-power operation
  - IDT7133/43SA
     Active: 1150mW (typ.)
     Standby: 5mW (typ.)
  - IDT7133/43LA
     Active: 1050mW (typ.)
     Standby: 1mW (typ.)
- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)

## 

- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation–2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in 68-pin ceramic PGA, Flatpack, PLCC and 100pin TQFP
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

## Description

The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider



#### NOTE:

 IDT7133 (MASTER): <u>BUSY</u> is open drain output and requires pull-up resistor. IDT7143 (SLAVE): <u>BUSY</u> is input.

**JUNE 2000** 

#### Military, Industrial and Commercial Temperature Ranges

memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 1,150mW of power. Low-power (LA)

versions offer battery backup data retention capability, with each port typically consuming 200µW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, 68-pin PLCC and 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### VCCC<sup>(1)</sup> RML 1001 1001 0 0 3 04 Ш A 10L A9L A8L INDEX ATL 8765432 68 67 66 65 64 63 62 61 9 I/O9L □ 10 60[ Aa 1 I/O10L D 11 59C A5L I/O11L 12 58C A4L I/O12L 57C □ <sub>13</sub> AзL ☐ 14 ☐ 15 I/O13L 56C A2I I/O14L 55C A11 16 I/O15L 54C IDT7133/43 J68-1 / F68-1<sup>(4)</sup> AOL □ <sub>17</sub> $V_{CC^{\left(1\right)}}$ 53Ľ BUSYL 18 GND<sup>(2)</sup> 52C CEL 68-Pin PLCC/Flatpack $I/O_{0R}$ P 19 51C CER Top View(5) I/O1r 50Ľ 20 BUSYR 21 22 49C I/O2R AOR I/O3r 48C A1R L 23 47 I/O4r A<sub>2R</sub> 24 I/O5r 46Ľ Aзr I/O6R 25 45C A4R I/O7r 44 26 A5R 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 V08R 1/09R 1/01R 1/01R 1/013R 1/013R 1/015R CND(2) CR A10R A3R A3R A3R A3R A3R A3R 2746 drw 02 Index A9L A8L A7L ппппппп N/C ⊐N/C ⊐N/C N/C 74 ⊐N/C N/C ⊏ 73 N/C ⊐N/C 72 ⊐A5L I/O10L 71 I/O11L □ 70 ⊐Аз∟ 69 I/O13L 68 ⊐A1L GND⊏ 67 IDT7133/43PF I/O14L □ 66 PN100-1<sup>(4)</sup> I/O15L □ ⊐N/0 65 BUSY Vcc □ 64 100-Pin TQFF 63GND Top View<sup>(5)</sup> ⊐N/C I/OOR C 62 I/O1R □ 61 I/O2R ⊐n/c 60 ⊐Aor VCC 🗆 59 NOTES: I/O3R □ 58 ⊐A1R I/O4R E 57 1. Both Vcc pins must be connected to the power supply to ensure reliable ⊐Азк I/O5R □ 56 operation. I/O6R □ ⊐A4R 55 2. Both GND pins must be connected to the ground supply to ensure reliable ⊐N/C N/C 54 N/C ⊏ $\square N/C$ 23 53 operation ⊐n/c N/C 52 3. J68-Package body is approximately 0.95 in x 0.95 in x 0.17 in. =N/C N/C F68-Package body is approximately 1.18 in x 1.18 in x 0.16 in. 2746 drw 03 PN100-Package body is approximately 14mm x 14mm x 1.4mm. This package code is used to reference the package diagram. 4. 5. This text does not indicate orientation of the actual part-marking.

## Pin Configurations<sup>(1,2,3)</sup>

# Pin Configurations<sup>(1,2,3)</sup> (con't.)

											1
		51	50	48	46	44	42	40	38	36	
11		A6L	A5L	A3L	A <sub>1L</sub>	BUSYL	CER	AOR	A <sub>2R</sub>	A <sub>4R</sub>	
	53	52	49	47	45	43	41	39	37	35	34
10	A8L	A7L	A4L	A2L	Aol	CEL	BUSYR	A1R	Азr	A5R	A6R
	55	54								32	33
09	A <sub>10L</sub>	A9L								A8R	A7R
	57	56								30	31
08	R/WLLB	ŌĒL									A9R
	59	58								28	29
07	Vcc <sup>(1)</sup>	R/WLUB			יחו	F7133/4	13G			R/WRLB	ŌĒR
	61	60				SU68-1				26	27
06	I/O1L	I/Ool			68	-Pin P	GA			GND <sup>(2)</sup>	R/WRUB
	63	62			Т	op Viev	<b>/</b> (5)			24	25
05	I/O3L	I/O2L								I/O14R	I/O15R
	65	64								22	23
04	I/O <sub>5L</sub>	I/O4L								I/O12R	I/O13R
	67	66	1							20	21
03	I/O7L	I/O <sub>6L</sub>								I/O10R	I/O11R
	68	1	3	5	7	9	11	13	15	18	19
02	I/O8L	I/O9∟	I/O11L	I/O13L	I/O15L	GND <sup>(2)</sup>	I/O1R	I/O3r	I/O5r	I/O8R	I/O9R
		2	4	6	8	10	12	14	16	17	
01	_ <b>*</b> •	I/O10L	I/O12L	I/O14L	Vcc <sup>(1)</sup>	I/O0R	I/O2R	I/O4R	I/O6R	I/O7R	
Pin 1 Designat	or A	В	С	D	E	F	G	Н	J	К	L

#### NOTES:

1. Both Vcc pins must be connected to the power supply to ensure reliable operation.

2. Both GND pins must be connected to the ground supply to ensure reliable operation.

Package body is approximately 1.18 in x 1.18 in x 0.16 in.
 This package code is used to reference the package diagram.

5. This text does not indicate orientation of the actual part-marking.

#### **Pin Names**

Left Port	Right Port	Names
Ē	Ē	Chip Enable
R/Wlub	R/WRUB	Upper Byte Read/Write Enable
R/Wllb	R/Wrlb	Lower Byte Read/Write Enable
ŌĒL	ŌĒR	Output Enable
Aol - A10l	Aor - A10r	Address
I/Ool - I/O15L	I/O0r - I/O15r	Data Input/Output
BUSYL	BUSYR	Busy Flag
V	CC	Power
G	ND	Ground

2746 drw 04

2746 tbl 01

Military, Industrial and Commercial Temperature Ranges

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Military	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Tbias	Temperature Under Bias	-55 to +125	-65 to +135	۰C
Tstg	Storage Temperature	-65 to +150	-65 to +150	٥C
PT <sup>(3)</sup>	Power Dissipation	2.0	2.0	W
Ιουτ	DC Output Current	50	50	mA
				2746 tbl 02

#### NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 10%.

Jupar			,	
Symbol	Parameter <sup>(1)</sup>	Conditions <sup>(2)</sup>	Max.	Unit
CiN	Input Capacitance	VıN = 3dV	11	pF
Соит	Output Capacitance	Vout = 3dV	11	pF
				2746 tbl 03

# Capacitance (TA = +25°C, f = 1.0mhz)

#### NOTES:

1. This parameter is determined by device characterization but is not production tested.

 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

#### Maximum Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	$0^{\circ}C$ to $+70^{\circ}C$	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
			2746 tbl 04

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

#### NOTES:

1. VIL (min.) = -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Either port, Vcc = 5.0V ± 10%)

			7133SA 7143SA		7133LA 7143LA		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, VIN = 0V to Vcc		10	1	5	μA
llo	Output Leakage Current	$\overline{CE} = VIH$ , VOUT = 0V to VCC		10	1	5	μA
Vol	Output Low Voltage (I/Oo-I/O15)	Iol = 4mA		0.4	1	0.4	V
Vol	O <u>pen</u> Drain Output Low Voltage (BUSY)	Iol = 16mA		0.5	-	0.5	V
Vон	Output High Voltage	Ioh = -4mA	2.4	-	2.4	-	V

#### NOTE:

1. At Vcc ≤ 2.0V, input leakages are undefined.

2746 tbl 06

2746 tbl 05

2746 tbl 07a

2746 tbl 07b

## DC Electrical Characteristics Operating Temperature and Supply Voltage Range<sup>(2)</sup> ( $Vcc = 5.0V \pm 10\%$ )

				_							
					7133) 7143) Com'l	K20	71333 71433 Com'l & Mili	X25 , Ind	71333 71433 Com'l & Mili	K35 , Ind	
Symbol	Parameter	Test Condition	Versio	on	Typ. <sup>(1)</sup>	Max.	Typ. <sup>(1)</sup>	Max.	Typ. <sup>(1)</sup>	Max.	Unit
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = VIL$ , Outputs Disabled f = $MAX^{(3)}$	COM'L	S L	250 230	310 280	250 230	300 270	240 210	295 250	mA
	(DUIT PUIS ACIVE)	1 = IMAX*'	MIL & IND	S L		_	250 230	330 300	240 220	325 295	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CĒL and CĒR = ViH f = MAX <sup>(3)</sup>	COM'L	S L	25 25	80 70	25 25	80 70	25 25	70 60	mA
	Level inputs)	1 = [MAX*'	MIL & IND	S L			25 25	90 80	25 25	75 65	
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{*}A^{*} = VIL and \overline{CE}^{*}B^{*} = VIH^{(4)}$ $f=f_{MAX}^{(3)}$	COM'L	S L	140 120	200 180	140 100	200 170	120 100	180 160	mA
	Level Inputs)	Active Port Outputs Disabled	MIL & IND	S L		_	140 100	230 190	120 100	200 180	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CE⊥ and CER > Vcc - 0.2V VN > Vcc - 0.2V or	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	mA
	Civios Level Inpuis)	$V_{IN} > V_{CC} - 0.2V$ of $V_{IN} < 0.2V$ , f = 0 <sup>(4)</sup>	MIL & IND	S L			1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port -	$\overline{CE}^{*}A^{*} < 0.2V$ and $\overline{CE}^{*}B^{*} > VCC - 0.2V^{(5)}$ $W_{W} = Vcc - 0.2V(-1) = 0.2V/2$	COM'L	S L	140 120	190 170	140 120	190 170	120 100	170 150	mA
	CMOS Level Inputs)	VIN > VCC - 0.2V or $VIN < 0.2VActive Port Outputs Disabledf = IMAX^{(5)}$	MIL & IND	S L			140 120	220 200	120 100	190 170	

					7133 7143 Com Milit	X45 'I &	7133 7143 Com'l & Mili	X55 , Ind	7133X 7143X Com Milit	70/90 'I &	
Symbol	Parameter	Test Condition	Versi	on	Typ. <sup>(1)</sup>	Max.	Typ. <sup>(1)</sup>	Max.	Тур.(1)	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = VIL$ , Outputs Disabled f = fmax <sup>(3)</sup>	COM'L	S L	230 210	290 250	230 210	285 250	230 210	280 250	mA
	(Boin Pons Active)	T = TMAX <sup>er</sup>	MIL & IND	S L	230 210	320 290	230 210	315 285	230 210	310 280	
SB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}L$ and $\overline{CER} = VIH$ f = fMAX <sup>(3)</sup>	COM'L	S L	25 25	75 65	25 25	70 60	25 25	70 60	mA
	Level inpuls)	T = MAX <sup>ey</sup>	MIL & IND	S L	25 25	80 70	25 25	80 70	25 25	75 65	
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{*}A^{*} = VIL$ and $\overline{CE}^{*}B^{*} = VIH^{(4)}$ f=fmax <sup>(3)</sup>	COM'L	S L	120 100	190 170	120 100	180 160	120 100	180 160	mA
	Level Inputs)	Active Port Outputs Disabled	MIL & IND	S L	120 100	210 190	120 100	210 190	120 100	200 180	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER > Vcc - 0.2V VIN > Vcc - 0.2V or	COM'L	S L	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	mA
	Civios Level Inpuls)	VIN > VCC - 0.2V of $VIN < 0.2V$ , f = 0 <sup>(4)</sup>	MIL & IND	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port -	$\overline{CE}^*A^* < 0.2V$ and $\overline{CE}^*B^* > VCC - 0.2V^{(5)}$	COM'L	S L	120 100	180 160	120 100	170 150	120 100	170 150	mA
	CMOS Level Inputs)	$\begin{array}{l} V \text{IN} > V \text{CC} - 0.2 V \text{ or } V \text{IN} < 0.2 V \\ \text{Active Port Outputs Disabled} \\ f = \text{MAX}^{(3)} \end{array}$	MIL & IND	S L	120 100	200 180	120 100	200 180	120 100	190 170	

NOTES:

1. Vcc = 5V, TA = +25°C for Typ., and are not production tested. Icccc = 180mA (typ.)

2. 'X' in part number indicates power rating (SA or LA)

3. At f = fMaX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ trc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

#### Data Retention Characteristics (LA Version Only) VLC = 0.2V. VHC = VCC - 0.2V

				7	7133LA/7143LA			
Symbol	Parameter	Test Co	Test Condition			Max.	Unit	
Vdr	Vcc for Data Retention	Vcc = 2V		2.0	_		V	
ICCDR	Data Retention Current	$\overline{C}\overline{E} \geq V \text{HC}$	MIL. & IND.		100	4000	μA	
		$V \mathbb{I} \mathbb{N} \geq V \mathbb{H} \mathbb{C} \text{ or } \leq V \mathbb{L} \mathbb{C}$	COM'L.		100	1500		
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time			0	_	_	۷	
tr <sup>(3)</sup>	Operation Recovery Time			trc <sup>(2)</sup>	_	-	۷	
					-	2	2746 tbl 0	


NOTES:

1. Vcc = 2V, TA =  $+25^{\circ}$ C, and are not production tested.

2. trc = Read Cycle Time

3. This parameter is guaranteed by device characterization but is not production tested.

## **Data Retention Waveform**



**AC Test Conditions** 

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2 and 3

2746 tbl 09





Figure 1. AC Output Test Load








Figure 3. BUSY Output Load (IDT7133 only)

## **AC Electrical Characteristics Over the Operating Temperature and Supply Voltage**<sup>(3)</sup>

		714	3X20 3X20 I Only	714 Com	3X25 3X25 'I, Ind Ilitary	714 Com	3X35 3X35 'I, Ind ilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE	E							
trc	Read Cycle Time	20	_	25	—	35	_	ns
taa	Address Access Time	—	20	—	25		35	ns
<b>t</b> ACE	Chip Enable Access Time	—	20	_	25		35	ns
taoe	Output Enable Access Time	_	12	_	15		20	ns
tон	Output Hold from Address Change	0	-	0	-	0	_	ns
t∟z	Output Low-Z Time <sup>(1,2)</sup>	0	_	0		0		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		12	—	15		20	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	0		ns
tpd	Chip Disable to Power Down Time <sup>(2)</sup>		20	—	50		50	ns
							-	2746 tbl 10
			7133X45 7143X45 Com'l & Military		43X55 7143 m'l, Ind Cor		K70/90	
		Cor	n'l &	Com	'l, Ind	Con	(70/90 n'l & itary	
Symbol	Parameter	Cor	n'l &	Com	'l, Ind	Con	n'l &	Unit
		Cor Mil	n'l & itary	Com' & Mi	I, Ind litary	Con Mili	n'l & itary	Unit
Symbol READ CYCLE		Cor Mil	n'l & itary	Com' & Mi	I, Ind litary	Con Mili	n'l & itary	Unit
READ CYCLE	E	Cor Mil Min.	n'I & itary Max.	Com' & Mi Min.	I, Ind litary Max.	Con Mili Min.	n'I & itary Max.	
READ CYCLE	Read Cycle Time	Cor Mil Min.	n'I & itary Max.	Com' & Mi Min.	I, Ind litary Max.	Con Mili Min.	n'I & itary Max.	ns
READ CYCLE trc taa tace	Read Cycle Time Address Access Time	Cor Mil Min. 45 —	n'I & itary Max. 	Com & Mi Min. 55 —	I, Ind litary Max. 55	Con Mili Min. 70/90	n'I & itary Max. 	ns ns
READ CYCLE trc taa	Read Cycle Time Address Access Time Chip Enable Access Time	Cor Mil Min. 45 —	n'l & itary Max. — 45 45	Com & Mi Min. 55 —	1, Ind litary Max. 55 55	Con Mili Min. 70/90	n'l & itary Max. 	ns ns ns
READ CYCLE trc taa tace taoe	Read Cycle Time Address Access Time Chip Enable Access Time Output Enable Access Time	Cor Mil 45 — — —	n'l & itary Max. — 45 45	Com' & Mi Min. 55 	I, Ind litary Max. 55 55 30	Con Mili Min. 70/90 — —	n'l & itary Max. 	ns ns ns ns
READ CYCLE tRC tAA tACE tAOE tOH tLZ	Read Cycle Time Address Access Time Chip Enable Access Time Output Enable Access Time Output Hold from Address Change	Cor Mil 45   0	n'l & itary Max. — 45 45	Com' & Mi 55 	I, Ind litary Max. 55 55 30	Con Mili Min. 70/90 — — — — — 0/0	n'l & itary Max. 	ns ns ns ns ns
READ CYCLE tRC tAA tACE tAOE tOH	Read Cycle Time         Address Access Time         Chip Enable Access Time         Output Enable Access Time         Output Hold from Address Change         Output Low-Z Time <sup>(1,2)</sup>	Cor Mil 45 — — — 0 0	n'I & itary Max. 45 45 25 —	Com & Mi 55 — — 0 5	1, Ind litary Max. 55 55 30 —	Con Mili Min. 70/90 — — — 0/0 5/5	n'l & itary Max. 70/90 70/90 40/40 —	ns ns ns ns ns ns


2746 tbl 10b

NOTES:


1. Transition is measured 0mV fromLow or High-impedance voltage with load (Figure 2).

This parameter is guaranteed by device characterization, but is not production tested.
 'X' in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(5)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(5)</sup>



#### NOTES:

- Timing depends on which signal is asserted last, OE or CE.
   Timing depends on which signal is deasserted first, OE or CE.
- 3. tbdd delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- Start of valid data depends on which timing becomes effective last, taoe, tace, taa, or tBDD.
- 5. R/W = VIH, and the address is valid prior to or coincidental with  $\overline{CE}$  transition LOW.

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5)</sup>

Max.	Min.	Мах.	Unit
	1		
	1		
	35	_	ns
	25	_	ns
	25	_	ns
	0		ns
	25		ns
	0		ns
	20		ns
15		20	ns
	0		ns
15		20	ns
	0		ns
•		•	2746 tbl 11a
7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military	
Мах.	Min.	Max.	Unit
•	•	1	2
	70/90		ns
	50/50		ns
	50/50		ns
	0/0	_	ns
	50/50	_	ns
	0/0	_	ns
	30/30		ns
20		25/25	ns
	5/5		ns
20		25/25	ns
1	 15  15 15 15 15 133X55 143X55	0          20         15           0         15          15          15          15          15          15          15          15          0          133X55       7133         133X55       7133         133X55       7143         Constraint       Constraint         Military       Mil         Max.       Min.          50/50          50/50          50/50          0/0          50/50          0/0          30/30         20           5/5	0          15        20         15        20         15        20         15        20         15        20         15        20         15        20         15        20         15        20         15        20         15        20          0          133X55       7133X70/90         133X55       7133X70/90         Com'l &       Military         Max.       Min.         Max.       Min.         Max.       Min.         Max.       Min.          50/50          0/0          0/0          0/0          30/30          5/5          5/5

NOTES:

tow

1. Transition is measured 0mV from Low or High-impedance voltage from the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization but not production tested.

Output Active from End-of-Write<sup>(1,2,4)</sup>

3. For MASTER/SLAVE combination, twc = tBAA + twR + twP, since  $R/\overline{W}$  = VIL must occur after tBAA.

5

5

5/5

\_\_\_\_

ns 2746 tbl 11b

5. 'X' in part number indicates power rating (SA or LA).

<sup>4.</sup> The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tow values will very over voltage and temperature, the actual tDH will always be smaller than the actual tow.

10

IDT7133SA/LA, IDT7143SA/LA High-Speed 2K x 16 Dual-Port RAM

		714	7133X20 7143X20 Com'l Only		7133X25 7143X25 Com'l, Ind & Military		7133X35 7143X35 Com'l, Ind & Military	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	G (For MASTER 71V33)			-		-	-	•
tbaa	$\overline{\text{BUSY}}$ Access Time from Address	—	20	—	20		30	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address	—	20	—	20	-	30	ns
tBAC	BUSY Access Time from Chip Enable	—	20	—	20		25	ns
tBDC	BUSY Disable Time from Chip Enable		17	—	20		25	ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>	—	40	-	50		60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		30	—	35		45	ns
tBDD	BUSY Disable to Valid Data <sup>(2)</sup>		25	—	30		35	ns
taps	Arbitration Priority Set-up Time <sup>(3)</sup>	5		5		5	—	ns
twн	Write Hold After BUSY <sup>(5)</sup>	20		20		25		ns
	TIMING (For SLAVE 71V43)	•						
twв	BUSY Input to Write <sup>(4)</sup>	0		0		0	—	ns
twн	Write Hold After BUSY <sup>(5)</sup>	20		20		25	—	ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>		40	—	50		60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	30	—	35		45	ns
						•		2746 tbl 12
			7133X45 7143X45 Com'l & Military		7133X55 7143X55 Com'l, Ind & Military		7133X70/90 7143X70/90 Com'l & Military	
		714 Cor	3X45 n'I &	714 Com	3X55 'I, Ind	7143) Cor	X70/90 n'I &	
Symbol	Parameter	714 Cor	3X45 n'I &	714 Com	3X55 'I, Ind	7143) Cor	X70/90 n'I &	Unit
,	Parameter G (For MASTER 71V33)	714 Cor Mil	3X45 n'l & itary	714 Com & Mi	3X55 'I, Ind Ilitary	7143) Cor Mill	X70/90 n'l & itary	Unit
,		714 Cor Mil	3X45 n'l & itary	714 Com & Mi	3X55 'I, Ind Ilitary	7143) Cor Mill	X70/90 n'l & itary	Unit
BUSY TIMIN	G (For MASTER 71V33)	714 Cor Mil Min.	3X45 n'I & itary Max.	714 Com & Mi Min.	3X55 'I, Ind Ilitary Max.	7143) Cor Mili Min.	X70/90 n'l & itary Max.	1
BUSY TIMIN	G (For MASTER 71V33) BUSY Access Time from Address	714 Cor Mil Min.	3X45 n'I & itary Max. 40	714 Com & Mi Min.	3X55 'I, Ind ilitary Max. 40	7143) Cor Mili Min.	X70/90 n'l & itary Max. 45/45	ns
BUSY TIMIN tBAA tBDA	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address	714 Cor Mil Min.	3X45 n'I & itary Max. 40 40	714 Com & Mi Min.	3X55 'I, Ind ilitary Max. 40 40	7143) Cor Mil Min.	X70/90 n'l & itary Max. 45/45 45/45	ns ns
BUSY TIMIN tBAA tBDA tBAC	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable	714 Cor Mil Min.	3X45 n'l & itary Max. 40 40 30	714 Com & Min. 	3X55 'I, Ind llitary Max. 40 40 35	7143) Cor Mil Min.	X70/90 n'l & itary Max. 45/45 45/45 35/35	ns ns ns
BUSY TIMIN tBAA tBDA tBAC tBDC	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable	714 Cor Min. 	3X45 n'l & itary Max. 40 40 30 25	714 Com & Mi Min.	3X55 'I, Ind litary Max. 40 40 35 30	7143) Cor Mil Min.	X70/90 n'l & itary Max. 45/45 45/45 35/35 30/30	ns ns ns ns
BUSY TIMIN tBAA tBDA tBAC tBDC tWDD	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup>	714 Cor Min. 	3X45 n'l & itary Max. 40 40 30 25 80	714 Com & Min. — — — — —	3X55 1, Ind litary Max. 40 40 35 30 80	7143) Cor Mil Min.	X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90	ns ns ns ns
BUSY TIMIN tBAA tBDA tBAC tBDC tWDD tDDD	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> BUSY Disable to Valid Data <sup>(2)</sup>	714 Cor Min Min. —— —— —— —— —— —— —— —— ——	3X45 n'l & itary Max. 40 40 40 30 25 80 55	714 Com & Mi Min. 	3X555 1, Ind litary Max. 40 40 35 30 80 55	7143) Cor Mil Min. ————————————————————————————————————	X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70	ns ns ns ns ns ns
BUSY TIMIN tBAA tBDA tBDA tBDC tWDD tDDD tBDD	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup>	714 Cor Min Min. — — — — — — — — — — — — — — — — — — —	3X45 n'l & itary Max. 40 40 40 30 25 80 55 40	714 Com & Min. 	3X555 1, Ind litary Max. 40 40 35 30 80 55	7143) Cor Mil Min. — — — — — — — — — — — — — — — — — — —	X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70	ns ns ns ns ns ns ns ns
BUSY TIMIN tBAA tBDA tBDC tBDC tWDD tDDD tBDD tBDD tAPS tWH	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> BUSY Disable to Valid Data <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup>	714 Cor Mil Min. 	3X45 n'l & itary Max. 40 40 40 30 25 80 55 40	714 Com & Min. 	3X555 1, Ind litary Max. 40 40 35 30 80 55	7143) Cor Mil Min. 	X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70	ns ns ns ns ns ns ns ns ns
BUSY TIMIN tBAA tBDA tBDC tBDC tWDD tDDD tBDD tBDD tAPS tWH	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> BUSY Disable to Valid Data <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup> Write Hold After BUSY <sup>(5)</sup>	714 Cor Mil Min. 	3X45 n'l & itary Max. 40 40 40 30 25 80 55 40	714 Com & Min. 	3X555 1, Ind litary Max. 40 40 35 30 80 55	7143) Cor Mil Min. 	X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70	ns ns ns ns ns ns ns ns ns
BUSY TIMIN IBAA IBDA IBDA IBDC IBDD IBDD IBDD IWH BUSY INPUT	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> BUSY Disable to Valid Data <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup> Write Hold After BUSY <sup>(5)</sup> TTIMING (For SLAVE 71V43)	714 Cor Mil Min. — — — — — — — — — — — — — — 5 30	3X45 n'l & itary Max. 40 40 40 30 25 80 55 40 55 40 	714 Com & Min. 	3X55 1, Ind litary Max. 40 40 35 30 80 55 40 	7143) Cor Mill Min. 	X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70 40/40 	ns ns ns ns ns ns ns ns ns
BUSY TIMIN tBAA tBDA tBDC tBDC tBDC tDDD tDDD tBDD tAPS tWH BUSY INPUT tWB	G (For MASTER 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> BUSY Disable to Valid Data <sup>(2)</sup> Arbitration Priority Set-up Time <sup>(3)</sup> Write Hold After BUSY <sup>(5)</sup> TIMING (For SLAVE 71V43)         BUSY Input to Write <sup>(4)</sup>	714 Cor Mil Min. — — — — — — — — — — — — — — — — — — —	3X45 n'l & itary Max. 40 40 40 30 25 80 55 40 55 40 	714 Com & Min. 	3X55 1, Ind litary 40 40 40 35 30 80 55 40 	7143) Cor Mil Min. 	X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70 40/40 	ns ns ns ns ns ns ns ns ns ns ns

NOTES:

Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy". tbbb is calculated parameter and is greater of 0, twod - twp (actual) or tbbb - tow (actual). 1.

2.


3.

To ensure that the earlier of the two ports wins. To ensure that the write cycle is inhibited on port "B" during contention on port "A". To ensure that a write cycle is completed on port "B" after contention on port "A". "X' in part number indicates power rating (SA or LA).


4. 5. 6.

Military, Industrial and Commercial Temperature Ranges

## Timing Waveform of Write Cycle No. 1 (R/W Controlled Timing)<sup>(1,5,8)</sup>




Write Cycle No. 2 (CE Controlled Timing)<sup>(1,5)</sup>



#### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\overline{CE}$  = ViL and a R/W = ViL.
- 3. twe is measured from the earlier of  $\overline{CE}$  or R/W going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- Timing depends on which enable signal (CE or R/W) is asserted last.
   Timing depends on which enable signal is de-asserted first, CE or OE.
- If  $\overline{OE}$  is LOW during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed 8. on the bus for the required tow. If OE is HIGH during an RIW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9.  $\dot{R/W}$  for either upper or lower byte.


## Timing Waveform of Write with Port-to-Port Read and **BUSY**<sup>(1,2,3)</sup>



- 1. To ensure that the earlier of the two ports wins, taps is ignored for Slave (IDT7143).
- 2.  $\overline{CE}L = \overline{CE}R = VIL$
- 3.  $\overline{OE} = V_{IL}$  for the reading port.

4. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

# Timing Waveform of Write with $\overline{\text{BUSY}}^{(3)}$




#### NOTES:


1. twH must be met for both BUSY input (IDT7143, slave) and output (IDT7133, master).

- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY "B" goes HIGH.
- 3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

# Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by $\overline{\text{CE}}$ Timing<sup>(1)</sup>



# Timing Waveform of **BUSY** Arbitration Controlled by Addresses<sup>(1)</sup>



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT7133 only).

#### Functional Description

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7133/43 has an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE HIGH). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Truth Table 1.

## **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by using the IDT7143 (SLAVE). In the IDT7143, the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW. The BUSY outputs on the IDT 7133 RAM are open drain and require pullup resistors.

## Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT7133/43 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAM array will receive a BUSY indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the BUSY signal as a write inhibit signal. Thus on the IDT7133 RAM the BUSY pin is an output and on the IDT7143 RAM, the BUSY pin is an input (see Figure 3).

LEFT RIGHT R/W R/W R/W R/W IDT7133 MASTER BUSY BUSY BUSY BUSY 270Ω 270Ω Vcc Vcc R/W R/W IDT7143 SLAVE BUSY BUSY 2746 drw 15

Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT7133 (MASTER) and the IDT7143 (SLAVE).

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now BUSY and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

Military, Industrial and Commercial Temperature Ranges

## Truth Table I – Non-Contention Read/Write Control<sup>(4)</sup>

LEFT OR RIGHT PORT <sup>(1)</sup>			ORT <sup>(1)</sup>			
R/WLB	R/Wub	Ē	ŌĒ	I/O0-7	I/O8-15	Function
Х	Х	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
Х	Х	Н	Х	Z	Z	CER = CEL = VIH, Power Down Mode, ISB1 or ISB3
L	L	L	Х	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into $Memory^{(2)}$
L	Н	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory $^{(\!\!\!\!2)}$ , Data in Memory Output on Upper $\text{Byte}^{(3)}$
Н	L	L	L	DATAOUT	DATAIN	Data in Memory Output on Lower Byte $^{(3)}$ , Data on Upper Byte Written into Memory $^{(2)}$
L	Н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory <sup>(2)</sup>
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory <sup>(2)</sup>
Н	Н	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte
Н	Н	L	Н	Z	Z	High Impedance Outputs

NOTES:

1. Aol - A10L≠Aor - A10r

2. If  $\overline{\text{BUSY}}$  = LOW, data is not written.

3. If  $\overline{\text{BUSY}}$  = LOW, data may not be valid, see two and tood timing.

4. "H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High-Impedance, "LB" = Lower Byte, "UB" = Upper Byte

## Truth Table II — Address **BUSY** Arbitration


Inputs			Out	puts	
ĒĒL	CER	Aol-A1ol Aor-A1or	BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>
					2746 tbl 14

#### NOTES:

- 1. Pins  $\overline{\text{BUSY}}_{\text{L}}$  and  $\overline{\text{BUSY}}_{\text{R}}$  are both outputs on the IDT7133 (MASTER). Both are inputs on the IDT7143 (SLAVE). On Slaves the  $\overline{\text{BUSY}}$  input internally inhibits writes.
- "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = ViL will result BUSYL and BUSYR outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

2746 tbl 13

## **Ordering Information**



2746 drw 16

## **Datasheet Document History**

12/18/98:	Initiated datasheet document history					
	Converted to new format					
	Cosmetic and typographical corrections					
	Added additional notes to pin configurations					
	Page 2 corrected PN100 pinout					
2/17/99:	Corrected PF ordering code					
3/9/99:	Cosmetic and typographical corrections					
6/9/99:	Changed drawing format					
10/1/99:	Added Industrial Temperature Ranges and removed corresponding notes					
11/10/99:	Replaced IDT logo					
4/1/00:	Changed ±500mV to 0mV in notes					
	Page 2 Fixed overbar in pinout					
6/26/00:	Page 4 Increased storage temperature parameters					
	Clarified TA parameter					
	Page 5 DC Electrical parameters-changed wording from "open" to "disabled					



*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

*for Tech Support:* 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.