#### 查询ICS94229供应商



Integrated Circuit Systems, Inc.

## ICS94229

## Advance Information

## Programmable System Clock Chip for AMD - K7<sup>™</sup> processor

#### **Recommended Application:**

VIA KT266 style chipset

#### **Output Features:**

- 1 Differential pair open drain CPU clocks @ 2.5V
- 1 Differential pair push-pull CPU clocks @ 2.5V
- 11 PCI including 1 free running and 1 early @ 3.3V
- 1 48MHz, @ 3.3V fixed
- 1 24/48MHz @ 3.3V
- 3 REF @ 3.3V, 14.318MHz.


#### Features:

- Programmable output frequency.
- Programmable output rise/fall time.
- Programmable slew and skew control for CPUCLK, PCICLK, AGP, REF, 48MHz and 24\_48MHz.
- Real time system reset output.
- Spread spectrum for EMI control typically by 7dB to 8dB, with programmable spread percentage.
- Watchdog timer technology to reset system if over-clocking causes malfunction.
- Uses external 14.318MHz crystal.

#### **Skew Specifications:**

- CPU CPU: <175ps
- PCI PCI: <500ps
- CPU (early PCI: min=1.0ns, max=2.0ns
- CPU cycle to cycle jitter: <250ps


#### **Block Diagram**



94229 Rev - 05/31/01

Third party brands and names are the property of their respective owners.

### Pin Configuration



#### 48-Pin 300mil SSOP

\* Internal Pull-up Resistor of 120K to VDD

#### Functionality

E9.2	562	EQ 1	<b>E60</b>	CPU	AGP	PCICLK
FS3	FS2	FS1	FS0	(MHz)	(MHz)	(MHz)
0	0	0	0	233.33	77.78	38.88
0	0	0	1	220.00	73.33	36.67
0	0	1	0	210.00	70.00	35.00
0	0	1	1	200.00	66.67	33.33
0	1	0	0	190.00	76.00	38.00
0	1	0	1	180.00	72.00	36.00
0	1	1	0	170.00	68.00	34.00
0	1	1	1	150.00	75.00	37.50
1	0	0	0	140.00	70.00	35.00
1	0	0	1	120.00	60.00	30.00
1	0	1	0	110.00	66.00	33.00
1	0	1	1	66.67	66.67	33.33
1	1	0	0	200.00	66.67	33.33
1	1	0	1	166.67	66.67	33.33
1	1	1	0	100.00	66.67	33.33
1	1	1	1	133.33	66.67	33.33

ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals. ICS reserves the right to change or discontinue these products without notice.



### **Pin Descriptions**

PIN NUMBER	PIN NAME	ТҮРЕ	DESCRIPTION	
1, 15, 23, 25,	VDD	PWR	Power supply, nominal 3.3V	
2, 8, 12, 19, 29, 37, 43	GND	PWR	Ground	
3	X1	IN	Crystal input, has internal load cap (36pF) and feedback resistor from X2	
4	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (36pF)	
5	AVDD48	PWR	Power supply, nominal 3.3V	
(	FS2 <sup>1, 2</sup>	IN	Frequency select pin. Latched Input	
6	48MHz	OUT	48MHz output clock	
7	FS3 <sup>1, 2</sup>	IN	Frequency select pin. Latched Input	
7	24_48MHz	OUT	24 or 48MHz clock output	
0	WDEN	IN	Hardware enable of watch dog circuit. Default safe frequency is 100MHz.	
9	PCICLK_F	OUT	Free running PCI clock not affected by PCI_STOP# for power management.	
10	SEL24_48#1, 2	IN	Logic input to select 24 or 48MHz for pin 7 output	
10	PCICLK0	OUT	PCI clock output	
21, 20, 18, 17, 16, 14, 13, 11	PCICLK (8:1)	OUT	PCI clock outputs.	
22	PCICLK9_E	OUT	Early PCI clock. Leads general PCI clocks by 2ns. Can be stopped by PCI_STOP#.	
24	SRESET#1	OUT	Real time system reset signal for watchdog tmer timeout. This signal is active low.	
28, 27, 26	AGP (2:0)	OUT	AGP clock outputs	
30	SCLK	IN	Clock input of I <sup>2</sup> C input, 5V tolerant input	
31	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry 5V tolerant	
32	AGND	PWR	Analog ground	
33	AVDD	PWR	Power supply, nominal 3.3V	
34	PD#	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms.	
35	PCI_STOP#	IN	Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low	
36	CPU_STOP#1, 2	IN	This asynchronous input halts CPUCLKT, CPUCLKC & CUCLKC_CS clocks at logic "0" level when driven low.	
38	CPUCLK_CSC0	OUT	"Complementary" clock of differential pair CPU output. These push-pull outputs need an external 1.5V pull-up (push-pull)	
39	CPUCLK_CST0	OUT	"True" clock of differential pair CPU output. These push-pull outputs need an external 1.5V pull-up (push-pull).	
40	VDDL	PWR	Power supply for CPUCLKs, nominal 2.5V	
42	CPUCLKT0	OUT	"True" clock of differential pair CPU output. These open drain outputs need an external 1.5V pull-up (open drain).	
41	CPUCLKC0	OUT	"Complementary" clock of differential pair CPU output. These open drain outputs need an external 1.5V pull-up (open drain).	
44	AGP_STOP#	IN	Stops all AGP clocks at logic 0 level, when input low	
45	RATIO	OUT	Outputs a "0" for 100MHz or "1" for 133MHz to the South Bridge	
46	REF_F	OUT	14.318 MHz free running reference clock., not affected by REF_STOP#	
	FS1 <sup>1, 2</sup>	IN	Frequency select pin. Latched Input	
47	REF1	OUT	14.318 MHz reference clock.	
	FS0 <sup>1, 2</sup>	IN	Frequency select pin. Latched Input	
48				
	REF0	OUT	14.318 MHz reference clock.	

#### Notes:

1:

Internal Pull-up Resistor of 120K to 3.3V on indicated inputs Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor 2: to program logic Hi to VDD or GND for logic low.



#### **General Description**

The **ICS94229** is a main clock synthesizer chip for AMD-K7 based systems with VIA KT266 style chipset. This provides all clocks required for such a system.

The **ICS94229** belongs to ICS new generation of programmable system clock generators. It employs serial programming  $I^2C$  interface as a vehicle for changing output functions, changing output frequency, configuring output strength, configuring output to output skew, changing spread spectrum amount, changing group divider ratio and dis/enabling individual clocks. This device also has ICS propriety 'Watchdog Timer' technology which will reset the frequency to a safe setting if the system become unstable from over clocking.

#### **SRESET# Signal Description**

The SRESET# signal from ICS94229 system clock generator is a real time active low pulse that can be used to reset the system.

The Open-Drain Nch output Reset# pin needs to be tied to the system reset line which has a pull-up resistor. When activated, the SRESET# output will be driven to a low with a 288ms pulse width.



## General I<sup>2</sup>C serial interface information

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending *Byte 0 through Byte 16* (see Note 2)
- ICS clock will *acknowledge* each byte *one at a time*
- Controller (host) sends a Stop bit

How to Write:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D2(H)					
	ACK				
Dummy Command Code					
	ACK				
Dummy Byte Count					
	ACK				
Byte 0					
	ACK				
Byte 1					
	ACK				
Byte 2					
	ACK				
Byte 3					
	ACK				
Byte 4	1.01/				
	ACK				
Byte 5	1.01/				
Dute C	ACK				
Byte 6	АСК				
	АСЛ				
0					
0	0				
•	0				
Byte 14	V				
Dyte 14	АСК				
Byte 15	700				
Byte to	АСК				
Byte 16	,,,,,,,				
2,1010	АСК				
Stop Bit					

\*See notes on the following page.

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will *acknowledge*
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends *Byte 0 through byte 6 (default)*
- ICS clock sends *Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 6).*
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D3 <sub>(H)</sub>					
	АСК				
	Byte Count				
ACK					
	Byte 0				
ACK					
	Byte 1				
ACK	Byte 2				
ACK	Dyle 2				
Aok	Byte 3				
ACK					
	Byte 4				
ACK					
	Byte 5				
ACK					
	Byte 6				
ACK					
If $7_H$ has been written to B6	Byte 7				
ACK					
0	0				
 0	0				
If 1A <sub>H</sub> has been written to B6	Byte 14				
ACK					
If 1B <sub>H</sub> has been written to B6	Byte 15				
ACK					
If 1C <sub>H</sub> has been written to B6	Byte 16				
ACK					
Stop Bit					



## **Advance Information**

## Brief I<sup>2</sup>C registers description for Programmable System Frequency Generator

Register Name	Byte	Description	PWD Default
Functionality & Frequency Select Register	0	Output frequency, hardware / I <sup>2</sup> C frequency select, spread spectrum & output enable control register.	See individual byte description
Output Control Registers	1, 2, 3	Active / inactive output control registers/latch inputs read back.	See individual byte description
Vendor ID & Revision ID Registers	5, 6, 7	Byte 11 bit[7:4] is ICS vendor id - 1001. Other bits in this register designate device revision ID of this part.	See individual byte description
Byte Count Read Back Register	8	Writing to this register will configure byte count and how many byte will be read back. Do not write $00_{\rm H}$ to this byte.	08 <sub>H</sub>
Watchdog Enable Register	4	Writing to this register will configure the number of seconds for the watchdog timer to reset.	10 <sub>H</sub>
Watchdog Control Registers		Watchdog enable, watchdog status and programmable 'safe' frequency' can be configured in this register.	000,0000
VCO Control Selection Bit	4, 5	This bit select whether the output frequency is control by hardware/byte 0 configurations or byte 11&12 programming.	0
VCO Frequency Control Registers	9, 10	These registers control the dividers ratio into the phase detector and thus control the VCO output frequency.	Depended on hardware/byte 0 configuration
Spread Spectrum Control Registers	11, 12	These registers control the spread percentage amount.	Depended on hardware/byte 0 configuration
Group Skews Control Registers	13, 14	Increment or decrement the group skew amount as compared to the initial skew.	See individual byte description
Output Rise/Fall Time Select Registers	15, 16	These registers will control the output rise and fall time.	See individual byte description

#### Notes:

- 1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. Readback will support standard SMBUS controller protocol. **The number of bytes to readback is defined by writing to byte 8.**
- 2. When writing to byte 11 12, and byte 13 14, they must be written as a set. If for example, only byte 14 is written but not 15, neither byte 14 or 15 will load into the receiver.
- 3. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 4. The input is operating at 3.3V logic levels.
- 5. The data byte format is 8 bit bytes.
- 6. To simplify the clock generator  $I^2C$  interface, the protocol is set to use only Block-Writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 7. At power-on, all registers are set to a default condition, as shown.



# **Serial Configuration Command Bitmap** Byte0: Functionality and Frequency Select Register (default = 0)

Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		AGPCLK	PCICLK	Spread Percentage	RATIO
SSB1	SSB0	FS3	FS2	FS1	FS0	CFUCLK	AGFULK	FUICER	Spread Fercentage	KAIIO
0	0	0	0	0	0	233.33	77.78	38.88	+/- 0.25% Center Spread	N/A
0	0	0	0	0	1	220.00	73.33	36.67	+/- 0.25% Center Spread	N/A
0	0	0	0	1	0	210.00	70.00	35.00	+/- 0.25% Center Spread	N/A
0	0	0	0	1	1	200.00	66.67		+/- 0.25% Center Spread	N/A
0	0	0	1	0	0	190.00	76.00	38.00	+/- 0.25% Center Spread	N/A
0	0	0	1	0	1	180.00	72.00	36.00	+/- 0.25% Center Spread	N/A
0	0	0	1	1	0	170.00	68.00	34.00	+/- 0.25% Center Spread	N/A
0	0	0	1	1	1	150.00	75.00	37.50	+/- 0.25% Center Spread	N/A
0	0	1	0	0	0	140.00	70.00	35.00	+/- 0.25% Center Spread	N/A
0	0	1	0	0	1	120.00	60.00	30.00	+/- 0.25% Center Spread	N/A
0	0	1	0	1	0	110.00	66.00		+/- 0.25% Center Spread	N/A
0	0	1	0	1	1	66.67	66.67	33.33	+/- 0.25% Center Spread	N/A
0	0	1	1	0	0	200.00	66.67	33.33	+/- 0.25% Center Spread	N/A
0	0	1	1	0	1	166.67	66.67	33.33	+/- 0.25% Center Spread	N/A
0	0	1	1	1	0	100.00	66.67	33.33	+/- 0.25% Center Spread	0
0	0	1	1	1	1	133.33	66.67	33.33	+/- 0.25% Center Spread	1
1	0	0	0	0	0	200.00	66.67	33.33	0 to -0.5% Down Spread	N/A
1	0	0	0	0	1	166.67	66.67	33.33	0 to -0.5% Down Spread	N/A
1	0	0	0	1	0	100.00	66.67	33.33	0 to -0.5% Down Spread	0
1	0	0	0	1	1	133.33	66.67	33.33	0 to -0.5% Down Spread	1
1	0	0	1	0	0	200.00	66.67	33.33	+/- 0.50% Center Spread	N/A
1	0	0	1	0	1	166.67	66.67	33.33	+/- 0.50% Center Spread	N/A
1	0	0	1	1	0	100.00	66.67	33.33	+/- 0.50% Center Spread	0
1	0	0	1	1	1	133.33	66.67	33.33	+/- 0.50% Center Spread	1
1	1	1	0	0	0	200.00	66.67	33.33	+/- 0.75% Center Spread	N/A
1	1	1	0	0	1	166.67	66.67	33.33	+/- 0.75% Center Spread	N/A
1	1	1	0	1	0	100.00	66.67	33.33	+/- 0.75% Center Spread	0
1	1	1	0	1	1	133.33	66.67	33.33	+/- 0.75% Center Spread	1
1	1	1	1	0	0	200.00	66.67	33.33	0 to +0.5% Up Spread	N/A
1	1	1	1	0	1	166.67	66.67	33.33	0 to +0.5% Up Spread	N/A
1	1	1	1	1	0	100.00	66.67	33.33	0 to +0.5% Up Spread	0
1	1	1	1	1	1	133.33	66.67		0 to +0.5% Up Spread	1
							ault is OFF able. Defau			



### **Advance Information**

## Byte 1: CPU, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	42, 41	1	CPUCLKT0, CPUCLKC0
Bit 6	39, 38	1	CPUCLK_CST0, CPUCLK_CSC0
Bit 5	6	1	48MHz
Bit 4	7	1	24_48MHz
Bit 3	-	1	FS0 (readback)
Bit 2	28	1	AGP2
Bit 1	27	1	AGP1
Bit 0	26	1	AGP0

## Byte 3: PCI, REF, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	9	1	PCICLK_F
Bit 6	22	1	PCICLK9_E
Bit 5	-	1	FS1 (readback)
Bit 4	21	1	PCICLK8
Bit 3	46	1	REF_F
Bit 2	-	1	FS2 (readback)
Bit 1	47	1	REF1
Bit 0	48	1	REF0

## Byte 5: Vendor Specific Feature, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	SEL24_48# (readback)
Bit 6	-	0	FS3 (readback)
Bit 5	-	0	Watchdog status: 0=Normal 1=Alarm
Bit 4	-	1	SSB1
Bit 3	-	1	FS3
Bit 2	-	1	FS2
Bit 1	-	1	FS1
Bit 0	-	0	FS0

#### Notes:

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Watch dog timer is enabled or disabled via latch input WDEN during power up. User can change watch dog state with Byte 4 bit 7 after power up condition is established.

## Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	20	1	PCICLK7
Bit 6	18	1	PCICLK6
Bit 5	17	1	PCICLK5
Bit 4	16	1	PCICLK4
Bit 3	14	1	PCICLK3
Bit 2	13	1	PCICLK2
Bit 1	11	1	PCICLK1
Bit 0	10	1	PCICLK0

## Byte 4: Watch Dog Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Watch dog enable 0: stop 1: start
Bit 6	-	0	M/N program enable
Bit 5	-	0	The decimal representation of
Bit 4	-	0	these 8 bits correspond to 290ms
Bit 3	-	0	or 1ms the watchdog timer will
Bit 2	-	1	wait before it goes to alarm mode and reset the frequency to the safe
Bit 1	-	0	setting. Default at power up is 4X
Bit 0	-	0	580ms = 2.3 seconds.

## Byte 6: Vendor ID1 , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	
Bit6	-	0	Device ID
Bit5	-	0	Device ID
Bit4	-	1	
Bit3	-	0	
Bit2	-	0	Vendor ID
Bit1	-	0	
Bit0	-	1	

Note: Don't write into this register, writing into this register can cause malfunction

#### Third party brands and names are the property of their respective owners.



## Byte 7: Vendor ID2, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION	
Bit 7	-	Х	WDEN (readback)	
Bit 6	-	0	Revision ID	
Bit 5	-	0	Revision ID	
Bit 4	-	0	Revision ID	
Bit 3	-	0	Revision ID	
Bit 2	-	1	Revision ID	
Bit 1	-	0	Revision ID	
Bit 0	-	1	Revision ID	

## Byte 9: VCO Frequency Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	VCO Divder Bit 0
Bit 6	-	X	REF Divder Bit 6
Bit 5	-	X	REF Divder Bit 5
Bit 4	-	X	REF Divder Bit 4
Bit 3	-	X	REF Divder Bit 3
Bit 2	-	X	REF Divder Bit 2
Bit 1	-	Х	REF Divder Bit 1
Bit 0	-	Х	REF Divder Bit 0

## Byte 11: VCO Spread Spectrum Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	Spread Spectrum Bit 7
Bit 6	-	Х	Spread Spectrum Bit 6
Bit 5	-	Х	Spread Spectrum Bit 5
Bit 4	-	Х	Spread Spectrum Bit 4
Bit 3	-	Х	Spread Spectrum Bit 3
Bit 2	-	Х	Spread Spectrum Bit 2
Bit 1	-	Х	Spread Spectrum Bit 1
Bit 0	-	Х	Spread Spectrum Bit 0

#### Byte 8: Byte Count Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Reserved
Bit 6	-	0	Reserved
Bit 5	-	0	Reserved
Bit 4	-	0	Reserved
Bit 3	-	1	Reserved
Bit 2	-	0	Reserved
Bit 1	-	0	Reserved
Bit 0	-	0	Reserved

## Byte 10: VCO Frequency Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	VCO Divider Bit 8
Bit 6	-	Х	VCO Divider Bit 7
Bit 5	-	Х	VCO Divider Bit 6
Bit 4	-	Х	VCO Divider Bit 5
Bit 3	-	Х	VCO Divider Bit 4
Bit 2	-	Х	VCO Divider Bit 3
Bit 1	-	Х	VCO Divider Bit 2
Bit 0	-	Х	VCO Divider Bit 1

## Byte 12: VCO Spread Spectrum Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION	
Bit 7	-	Х	Reserved	
Bit 6	-	Х	Reserved	
Bit 5	-	X	Reserved	
Bit 4	-	X	Spread Spectrum Bit 12	
Bit 3	-	X	Spread Spectrum Bit 11	
Bit 2	-	Х	Spread Spectrum Bit 10	
Bit 1	-	Х	Spread Spectrum Bit 9	
Bit 0	-	Х	Spread Spectrum Bit 8	



### **Advance Information**

## Byte 13: Output Skew Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION			
Bit 7	-	0				
Bit 6	-	0	CPUCLKC0/T0 Skew Control			
Bit 5	-	0	CPUCLKC0/10 Skew Control			
Bit 4	-	0				
Bit 3	-	0				
Bit 2	-	0	CDUCI KC CST/C Show Control			
Bit 1	-	0	CPUCLKC_CST/C Skew Control			
Bit 0	-	0				

## Byte 15: Output Rise/Fall Time Select Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION		
Bit 7	-	0	CPUCLKT0		
Bit 6	-	0	CPUCLKC0		
Bit 5	-	0	CPUCLKT_CST		
Bit 4	-	0	CPUCLKC_CSC		
Bit 3	-	1	AGD(2:0): Slaw Pata Control		
Bit 2	-	0	AGP(2:0): Slew Rate Control		
Bit 1	-	0	DEE(2.0), Slave Data Control		
Bit 0	-	0	REF(2:0): Slew Rate Control		

## Byte 14: Output Skew Control Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION	
Bit 7	-	0		
Bit 6	-	0	PCICLK(8:0) Skew Control	
Bit 5	-	1	FCICLR(8.0) Skew Collutor	
Bit 4	-	0		
Bit 3	-	0	AGP(2:0) Skew Control	
Bit 2	-	0		
Bit 1	-	0	DCICLKO E: Slow Pata Control	
Bit 0	-	0	PCICLK9_E: Slew Rate Control	

## Byte 16: Output Rise/Fall Time Select Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION		
Bit 7	-	0	PCICLK(3:0): Slew Rate Control		
Bit 6	-	0	FCICLK(3.0). Siew Kate Collitor		
Bit 5	-	1	DCICL K(8:4); Slaw Pata Control		
Bit 4	-	0	PCICLK(8:4): Slew Rate Control		
Bit 3	-	0	48MHz: Slew Rate Control		
Bit 2	-	0			
Bit 1	-	0	24. 49 Millar Slow Data Control		
Bit 0	-	0	24_48MHz: Slew Rate Control		



### **Absolute Maximum Ratings**

Supply Voltage	5.5V
Logic Inputs	GND –0.5 V to $V_{DD}$ +0.5 V $$
Ambient Operating Temperature	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2	9°	V <sub>DD</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		V <sub>ss</sub> -0.3	$\geq$	0.8	V
Input High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub>			5	μA
Input Low Current	I <sub>IL1</sub>	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5			μA
Input Low Current	I <sub>IL2</sub>	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200			μA
Operating	I <sub>DD3.3OP66</sub>	$C_L = 0 \text{ pF}$ ; Select @ 66MHz				
Supply Current	I <sub>DD3.3OP100</sub>	$C_L = 0 \text{ pF}$ ; Select @ 100MHz			180	mA
	I <sub>DD3.3OP133</sub>	$C_L = 0 \text{ pF}$ ; Select @ 133MHz		A		
Power Down	PD				600	μA
Input frequency	Fi	$V_{\rm DD} = 3.3  \rm V;$	12	14.318	16	MHz
	C <sub>IN</sub>	Logic Inputs	A B		5	pF
Input Capacitance <sup>1</sup>	C <sub>INX</sub>	X1 & X2 pins	27		45	pF
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From $V_{DD} = 3.3$ V to 1% target Freq.			3	ms
	tcpu-pci		-100		100	
	tcpu-agp		-500		500	

 $T_A = 0 - 70^\circ$  C; Supply Voltage  $V_{DD} = 3.3 \text{ V} + -5\%$  (unless otherwise stated)

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### **Electrical Characteristics - REF**

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 20 \text{ pF} \text{ (unless otherwise stated)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	Voh5	$I_{OH} = -12 \text{ mA}$	2.4			V
Output Low Voltage	Vol5	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	Іон5	$V_{OH} = 2.0 V$			-22	mA
Output Low Current	Iol5	$V_{OL} = 0.8 V$	16			mA
Rise Time <sup>1</sup>	t <sub>r5</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		$\square$	4	ns
Fall Time <sup>1</sup>	tß	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	6	$\sim$	4	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	V <sub>T</sub> = 50%	45	22	55	%

<sup>1</sup>Guaranteed by design, not 100% tested in production.

## **Electrical Characteristics - CPUCLK (Open Drain)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	Zo	$V_0 = V_X$	~			Ω
Output High Voltage	V <sub>OH2B</sub>	Termination to V <sub>pull-up(external)</sub>			1.2	V
Output Low Voltage	V <sub>OL2B</sub>	Termination to Vpull-up(external)			0.4	V
Output Low Current	I <sub>OL2B</sub>	$V_{OL} = 0.3 V$	18			mA
Rise Time <sup>1</sup>	t <sub>r2B</sub>	$V_{OL} = 0.3 \text{ V}, V_{OH} = 1.2 \text{ V}$			0.9	ns
Fall Time <sup>1</sup>	t <sub>f2B</sub>	$V_{OH} = 1.2 \text{ V}, V_{OL} = 0.3 \text{ V}$			0.9	ns
Differential voltage-AC <sup>1</sup>	V <sub>DIF</sub>	Note 2	0.4		$V_{pullup(external)} + 0.6$	V
Differential voltage-DC <sup>1</sup>	V <sub>DIF</sub>	Note 2	0.2		$V_{pullup(external)} + 0.6$	V
Differential Crossover Voltage <sup>1</sup>	V <sub>x</sub>	Note 3	550		1100	mV
Duty Cycle <sup>1</sup>	d <sub>t2B</sub>	$V_{\rm T} = 50\%$	45		55	%
Skew <sup>1</sup>	t <sub>sk2B</sub>	VT = 50%			200	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc2B</sub>	$V_T = V_X$			250	ps
Jitter, Absolute <sup>1</sup>	t <sub>jabs2B</sub>	VT = 50%	-250		+250	ps

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 20 \text{ pF} \text{ (unless otherwise stated)}$ 

Notes:

1 - Guaranteed by design, not 100% tested in production.

2 -  $V_{DIF}$  specifies the minimum input differential voltages ( $V_{TR}$ - $V_{CP}$ ) required for switching, where  $V_{TR}$  is the "true" input level and  $V_{CP}$  is the "complement" input level.

3 - Vpullup<sub>(external)</sub> = 1.5V, Min = Vpullup<sub>(external)</sub>/2-150mV; Max=(Vpullup<sub>(external)</sub>/2)+150mV



## **Electrical Characteristics - PCICLK**

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 30 \text{ pF} \text{ (unless otherwise stated)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -11 \text{ mA}$	2.6			V
Output Low Voltage	Vol1	$I_{OL} = 9.4 \text{ mA}$			0.4	V
Output High Current	Іон1	$V_{OH} = 2.0 V$		<	-16	mA
Output Low Current	IOL1	$V_{OL} = 0.8 V$	19	$\square$		mA
Rise Time <sup>1</sup>	tr1	Vol = 0.4 V, Voh = 2.4 V	C	$\sim$	2	ns
Fall Time <sup>1</sup>	tfi	Voh = 2.4 V, Vol = 0.4 V		$\mathcal{Y}$	2	ns
Duty Cycle <sup>1</sup>	d <sub>t1</sub>	V <sub>T</sub> = 50%	45		55	%
Skew <sup>1</sup> (window)	${T_{sk}}^1$	VT = 1.5V	$\sum$		500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

## **Electrical Characteristics - PCICLK\_F**

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 20 \text{ pF} \text{ (unless otherwise stated)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	Vohi	Іон = -11 mA	2.6			V
Output Low Voltage	Voli	$I_{OL} = 9.4 \text{ mA}$			0.4	V
Output High Current	Іон1	Voh = 2.0 V			-12	mA
Output Low Current	Iol1	$V_{OL} = 0.8 V$	12			mA
Rise Time <sup>1</sup>	trl	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			2	ns
Fall Time <sup>1</sup>	tfl	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			2	ns
Duty Cycle <sup>1</sup>	dt1	$V_T = 50\%$	45		55	%
Skew <sup>1</sup> (window)	${T_{sk}}^1$	VT = 1.5V			200	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## **Advance Information**

## **Electrical Characteristics - 24MHz, 48MHz**

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%, V_{DDL} = 2.5 \text{ V} + -5\%; C_L = 20 \text{ pF} (unless otherwise stated)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output High Voltage	Voh5	Iон = -16 mA	2.4	$\sum \Delta \Delta \Delta$	0 M	V
Output Low Voltage	Vol5	$I_{OL} = 9 \text{ mA}$	_	$\langle \rangle$	0.4	V
Output High Current	Іон5	$V_{OH} = 2.0 V$	$\langle$		-22	mA
Output Low Current	Iol5	$V_{OL} = 0.8 V$	16	$\searrow$		mA
Rise Time <sup>1</sup>	tr5	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			4	ns
Fall Time <sup>1</sup>	tß	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	$\bigvee^{\nu}$		4	ns
Duty Cycle <sup>1</sup>	dt5	V <sub>T</sub> = 50%	45		55	%
Jitter, One Sigma <sup>1</sup>	tj1s5	V <sub>T</sub> = 1,5 V			0.5	ns
Jitter, Absolute <sup>1</sup>	tjabs5	$V_{\rm T} = 1.5  {\rm V}$	-1		_1	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output), serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



### **Advance Information**

### AGP\_STOP# Timing Diagram

AGP\_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the AGP clocks. for low power operation. AGP\_STOP# is synchronized by the **ICS94229**. The AGPCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. AGPCLK on latency is less than AGPCLK and AGPCLK off latency is less than 3 AGPCLKs. This function is available only with MODE pin latched low.




#### Notes:

- 1. All timing is referenced to the internal CPUCLK.
- 2. AGP\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPUCLKs inside the **ICS4229**.
- 3. All other clocks continue to run undisturbed.
- 4. PD# and PCI\_STOP# are shown in a high (true) state.
- 5. Only applies if MODE pin latched 0 at power up.

### CPU\_STOP# Timing Diagram

CPU\_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation. CPU\_STOP# is synchronized by the **ICS94229**. All other clocks will continue to run while the CPUCLKs clocks are disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLKs off latency is less than 4 CPUCLKs.



#### Notes:


- 1. All timing is referenced to the internal CPUCLK.
- 2. CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is
- synchronized to the CPUCLKs inside the ICS94229.
- 3. All other clocks continue to run undisturbed.
- 4. PD# and PCI\_STOP# are shown in a high (true) state.



### **PD#** Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI\_STOP# and CPU\_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.




#### Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94229 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.

### PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the **ICS94229**. It is used to turn off the PCICLK clocks for low power operation. PCI\_STOP# is synchronized by the **ICS94229** internally. The minimum that the PCICLK clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.



#### Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94229 device.)
- 2. PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS94229.
- 3. All other clocks continue to run undisturbed.
- 4. CPU\_STOP# is shown in a high (true) state.

## **Advance Information**



#### NDEX AREA 1 2

	In Millimeters In Inches				
SYMBOL	COMMON D		COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
А	2.41	2.80	.095	.110	
A1	0.20	0.40	.008	.016	
b	0.20	0.34	.008	.0135	
С	0.13	0.25	.005	.010	
D	SEE VARIATIONS		SEE VARIATIONS		
E	10.03	10.68	.395	.420	
E1	7.40	7.60	.291	.299	
е	0.635 E	BASIC	0.025	BASIC	
h	0.38	0.64	.015	.025	
L	0.50	1.02	.020	.040	
Ν	SEE VARIATIONS		SEE VA	RIATIONS	
α	0°	8°	0°	8°	

VARIATIONS

N	Dm	וm.	D (inch)				
IN	MIN	MAX	MIN	MAX			
48	15.75	16.00	.620	.630			

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

300 mil SSOP Package

## **Ordering Information**

