
HD155101BF

RF Single-chip Linear IC for GSM and EGSM Systems

HITACHI

ADE-207-256A (Z)
2nd Edition
September 1998

Description

The HD155101BF was developed for GSM and EGSM cellular systems, and integrates most of the functions of a transceiver. The HD155101BF incorporates the bias circuit for a RF LNA, a 1st mixer, 1st-IF amplifier, 2nd mixer, AGC amplifier and an IQ quadrature demodulator for the receiver, and an IQ quadrature modulator and offset PLL for the transmitter. Also, on chip are the dividers for the 1st & 2nd local oscillator signals and 90° phase splitter. Moreover the HD155101BF includes control circuits to implement power saving modes. These functions can operate down to 2.7 V and are housed in a 48-pin LQFP SMD package.

Hence the HD155101BF can form a small size transceiver handset for GSM and EGSM by adding a PLL frequency synthesizer IC, a power amplifier and some external components. See page 7 “Configuration”.

The HD155101BF is fabricated using a 0.6 μm double-polysilicon Bi-CMOS process.

Functions

Receiver (RX)

- Low Noise Amplifier (LNA) bias circuit
- 1st mixer
- IF amplifier
- 2nd mixer
- Automatic gain control amplifier (AGC)
- IQ demodulator with 90° phase splitter

Transmitter (TX)

- IQ modulator with 90° phase splitter
- Offset PLL
 - Down converter
 - Phase comparator
 - TX VCO driver



HD155101BF

Others

- IF dividers
- Power saving circuit
- IFVCO

Features

- Highly integrated RF processing for hand-portables
- Wide operating frequency

RX:

- RF: 925 to 960 MHz
- 1st IF: 130 to 300 MHz
- 2nd IF: 26 to 60 MHz

TX:

- RF: 880 to 915 MHz
- IF: 156 to 360 MHz

- Offset PLL architecture reduces TX spurious
- Low current consumption ($V_{cc} = 3$ V)

RX mode: 42.5 mA Typ (including IFVCO current (2.5 mA Typ)) + LNA transistor current (5.6 mA Typ)

TX mode: 38.0 mA Typ (including IFVCO current (2.5 mA Typ))


Idle mode: 1 μ A Typ

- Operating supply voltage:
 - Phase comparator and TX VCO driver circuits: 2.7 to 5.25 V
 - Other blocks: 2.7 to 3.6 V
- Operating temperature range: -20 to +85°C
- 48 pin SMD Low Profile Quad Flat Package (LQFP): FP-48

HD155101BF

Pin Arrangement

The HD155101BF is housed in a 48-pin LQFP SMD package to which is suitable for applications where space is limited. “Pin Functions” shows the arrangement and roles assigned for each pin of the HD155101BF.



HD155101BF

Pin Functions

Pin No.	Symbol	Input/Output	Meaning of symbol	Function
1	POONRX1	Input	<u>P</u> ower <u>O</u> N for RX1	If 'H', LNA and MIX1 are active. Other receiver blocks don't care.
2	POONRX2	Input	<u>P</u> ower <u>O</u> N for RX2	LNA and MIX1 don't care. If 'H', Other receiver blocks are active.
3	RFOUT	Output	<u>R</u> F signal <u>O</u> UTput	Open collector type output of LNA. The collector of LNA transistor.
4	VCCLNA	Vcc	<u>V</u> CC of <u>L</u> NA block	Power supply of LNA
5	GNDLNA	Gnd	<u>G</u> ND of <u>L</u> NA block	Ground of LNA
6	RFIN	Input	<u>R</u> F signal <u>I</u> Nput	Input of LNA. The base of LNA transistor
7	POONTX	Input	<u>P</u> ower <u>O</u> N for TX	If 'H', the blocks for transmitter are active. The receiver blocks don't care.
8	VCCPLL	Vcc	<u>V</u> CC of <u>O</u> PLL block	Power supply for offset PLL except phase comparator
9	GNDPLL	Gnd	<u>G</u> ND of <u>O</u> PLL block	Ground of offset PLL
10	VCOIN	Input	<u>V</u> CO signal <u>I</u> Nput	Input of Tx. VCO signal
11	VCCCOMP	Vcc	<u>V</u> CC of phase <u>C</u> OMParator	Power supply for just phase comparator of offset PLL
12	PLLOUT	Output	<u>O</u> PLL <u>O</u> UTput	Current output to control and modulate Tx. VCO This pin should be connected external loop filter.
13	ICURAD	Input	<u>I</u> <u>C</u> URrent <u>A</u> Djust	This pin should be connected an external R to determine charge pump current of phase comparator
14	QINB	Input	<u>Q</u> signal <u>I</u> Nput <u>B</u> ar	Q negative signal input of IQ quadrature modulator
15	QIN	Input	<u>Q</u> signal <u>I</u> Nput	Q positive signal input of IQ quadrature modulator
16	IINB	Input	<u>I</u> signal <u>I</u> Nput <u>B</u> ar	I negative signal input of IQ quadrature modulator
17	IIN	Input	<u>I</u> signal <u>I</u> Nput	I positive signal input of IQ quadrature modulator
18	MODB	Output	<u>M</u> ODulator <u>O</u> UTput <u>B</u> ar	Negative output of IQ quadrature modulator
19	MOD	Output	<u>M</u> ODulator <u>O</u> UTput	Positive output of IQ quadrature modulator
20	VCCIQ	Vcc	<u>V</u> CC of <u>I</u> Q block	Power supply of IQ block
21	IFLO	Input/Output	<u>I</u> <u>F</u> <u>L</u> ocal signal <u>I</u> Nput/ <u>O</u> UTput	IF local signal input to be fed to divider
22	GNDIQ	Gnd	<u>G</u> ND of <u>I</u> Q block	Ground of IQ block
23	IFVCOO	Output	<u>I</u> <u>F</u> <u>V</u> CO <u>O</u> UTput	Emitter of IFVCO transistor
24	IFVCOI	Input	<u>I</u> <u>F</u> <u>V</u> CO <u>I</u> Nput	Base of IFVCO transistor


HITACHI

Pin Function (cont)

Pin No.	Symbol	Input/ Output	Meaning of symbol	Function
25	QOUTB	Output	<u>Q</u> signal <u>OUTput Bar</u>	Q negative signal output of IQ quadrature demodulator
26	QOUT	Output	<u>Q</u> signal <u>OUTput</u>	Q positive signal output of IQ quadrature demodulator
27	IOUTB	Output	<u>I</u> signal <u>OUTput Bar</u>	I negative signal output of IQ quadrature demodulator
28	IOUT	Output	<u>I</u> signal <u>OUTput</u>	I positive signal output of IQ quadrature demodulator
29	VCONT	Input	<u>V</u> oltage of AGC <u>CONTrol</u>	The DC voltage input to control the power gain of AGC
30	GNDDIV	Gnd	<u>GND</u> of <u>DIVider</u> block	Ground of divider to make IF local signals
31	VCCDIV	Vcc	<u>VCC</u> of <u>DIVider</u> block	Power supply of divider to make IF local signals
32	AGCOUTB	Output	<u>AGC</u> <u>OUTput Bar</u>	AGC negative signal output to be fed to IQ quadrature demodulator
33	AGCOUT	Output	<u>AGC</u> <u>OUTput</u>	AGC positive signal output to be fed to IQ quadrature demodulator
34	VCCAGC	Vcc	<u>VCC</u> of <u>AGC</u> block	Power supply of AGC
35	GNDAGC	Gnd	<u>GND</u> of <u>AGC</u> block	Ground of AGC
36	MIX2OB	Output	<u>MIX2</u> <u>Output Bar</u>	2nd mixer (MIX2) negative signal output to be fed to AGC
37	MIX2O	Output	<u>MIX2</u> <u>Output</u>	2nd mixer (MIX2) positive signal output to be fed to AGC
38	IFINB	Input	1st IF signal <u>INput Bar</u>	IFAMP negative signal input for 1st IF signal
39	IFIN	Input	1st IF signal <u>INput</u>	IFAMP positive signal input for 1st IF signal
40	GNDIF	Gnd	<u>GND</u> of <u>IFMIX2</u> block	Ground of IFAMP and 2nd mixer (MIX2)
41	VCCIF	Vcc	<u>VCC</u> of <u>IFMIX2</u> block	Power supply of IFAMP and 2nd mixer (MIX2)
42	MIX1OUT	Output	<u>MIX1</u> <u>Output</u>	1st mixer (MIX1) positive signal output
43	MIX1OUTB	Output	<u>MIX1</u> <u>Output Bar</u>	1st mixer (MIX1) negative signal output
44	RFLOIN	Input	<u>RF</u> <u>LOcal</u> signal <u>INput</u>	RF 1st local signal input to be fed to 1st mixer (MIX1) and the down converter of offset PLL
45	VCCMIX1	Vcc	<u>VCC</u> of <u>MIX1</u> block	Power supply of 1st mixer (MIX1)
46	GNDMIX1	Gnd	<u>GND</u> of <u>MIX1</u> block	Ground of 1st mixer (MIX1)
47	MIX1INB	Input	<u>MIX1</u> <u>Input Bar</u>	1st mixer (MIX1) negative signal input
48	MIX1IN	Input	<u>MIX1</u> <u>Input</u>	1st mixer (MIX1) positive signal input

HD155101BF

Block Diagram




Notes:

1. H = Active, L = Off
All biases are H active
2. When POONRX1 = 'H' and POONRX2 = 'L', bias generator will be off.
When Bias generator is off, all circuits will be off.


HITACHI

Configuration



HD155101BF

A GSM Application Example



HITACHI

Functional Operation

The HD155101BF has been designed from system stand point and incorporated a large number of the circuit blocks necessary in the design of a digital cellular handset.

Receiver Operation

The HD155101BF incorporates a LNA bias circuit for an external RF transistor, whose NF and power gain can be better selected.

This circuit amplifies the RF signal after selection by the antenna filter before the signal enters the first mixer section. The RF signal is combined with a high side local oscillator (LO) signal to generate a wanted first IF signal in the 130 to 300 MHz range. The 1st mixer circuit uses a double-balanced Gilbert cell architecture, which has open collector differential outputs. If, at 225 MHz, a $800\ \Omega$ LC load is connected to the mixer's outputs then a SSB NF of 9.0 dB with a gain of 7.0 dB is realizable. The corresponding input compression point is $-11\ \text{dBm}$, which allows the device to be used within a GSM and EGSM system.

A filter is used after the 1st mixer to provide image rejection and the conditioned signal is then passed through an intermediate amplifier, before being down converted to a second IF in the range of 26 to 60 MHz.

The second mixer can generate a 45 MHz 2nd IF, if a 270 MHz 2nd LO signal is used. The 2nd LO is obtained by dividing the IFLO signal by 2. The 2nd mixer also uses the Gilbert cell architecture, but with internal resistive differential outputs of $300\ \Omega$. IF amplifier and second mixer has a SSB NF of 5.6 dB, a power gain of 12 dB and an input compression point of $-25\ \text{dBm}$. In order to improve the blocking characteristics of the device an external LC resonator across the differential outputs of the second mixer is recommended.

The signal is then passed to the AGC circuit, which has a dynamic range of more than 80 dB ($-42\ \text{dB}$ to $+55\ \text{dB}\ \text{Typ}$) and is controlled by a DC voltage, which is generated by the microprocessor. This DC control range is from 0.15 V to 2.3 V. The AGC, which is designed for the GSM system, provides a linearity of $\pm 1.0\ \text{dB}$ in any 20 dB window. The outputs of the AGC are $2\ \text{k}\Omega$ differential and are connected the external supply via inductors.

The signal is then down converted by a demodulator to I and Q. Internal divider circuits convert the IFLO signal to the same frequency as the 2nd IF before passing this local signal through a phase splitter / shifter in order to generate the in phase and quadrature IQ components. The phase accuracy of the IQ demodulator is $< \pm 1^\circ$ and the amplitude mismatch is $< \pm 0.5\ \text{dB}$. In order to accommodate different baseband interfaces the HD155101BF IQ differential outputs have a voltage swing of 2.4 Vp-p and a DC offset of $< \pm 60\ \text{mV}$. Within each output stage a 2nd order Butterworth filter ($f_c = 210\ \text{kHz}$), is used to improve the blocking performance of the device.

In order to allow flexibility in circuit implementation the HD155101BF can configured to use either a single-ended or balanced external circuitry and components.

HD155101BF




Figure 1 LNA Bias Circuit

Transmitter Operation

The transmitter chain converts differential IQ baseband signals to a suitable format for transmission by a power amplifier.

The common mode DC voltage range of the modulator inputs is 0.8 to 1.2 V and they have 2.4 Vp-p Max differential swing. The modulator circuit uses double-balanced mixers for the I and Q paths. The LO signals are generated by dividing the IFLO signal by 2 and then passing them through a phase splitter / shifter. The IF signals generated are then summed and produce a single modulated IF signal which is amplified and fed into the offset PLL block. Carrier suppression due to the mixer circuit is better than 31 dBc. However, if the common mode DC voltage of the I and Q inputs is adjusted, carrier suppression can be improved better than 40 dBc easily. In addition, upper side-band suppression is better than 35 dBc.

Within the offset PLL block there is a down converter, a phase comparator and a VCO driver. The down converter mixes the 1st LO signal and the TX VCO to create a reference LO signal for use in the offset PLL circuit. The phase comparator and the VCO driver generate an error current, which is proportional to the phase difference between the reference IF and the modulated IF signals. This current is used in a 2nd order loop filter to generate a voltage, which in turn modulates the TX VCO. In order to optimize the PLL loop gain, the error current value can be modified by changing the value of an external resistor - ICURAD. In order to accommodate a range of TX VCO, the offset PLL circuit has been designed to operate with a supply voltage of up to 5.25 V.

Operating Modes

The HD155101BF has the necessary control circuitry to implement the necessary states within the GSM system. Also provided is a power save mode which reduces the current consumption of the device by powering down unnecessary function blocks. Three pins are assigned for mode control, POONRX1, POONRX2 and POONTX. Table 1 shows the relationship between the pins and the required operating mode. Control of these pins are by the system controller.

As per GSM requirements the TX and RX sections are not on at the same time. For the receiver there is a calibration mode for which the LNA bias circuit and 1st mixer are switched off. During this period the gain of the AGC can be adjusted. Also the DC offsets of the IQ demodulator are measured and subsequently canceled.

In order to change between the RX and TX modes a state called “warm-up” is used to ensure that the LO signals are not unduly affected. This method of switching between TX and RX ensures that lock is achieved first time.

HD155101BF

Power saving is implemented through use of the idle mode. All function blocks of the HD155101BF are switched off until such time as the system controller commands the device to power up again.

Table 1 Operating Modes with Power Saving

		Receive (Rx)	Calibrate (Cal)	Warm-up (Lo-ON)	Transmit (Tx)	Idle (PS)
Mode switch	POONRX1 (pin 1)	H	L	L	L	H
	POONRX2 (pin 2)	H	H	L	L	L
	POONTX (pin 7)	L	L	L	H	Don't care
HD155101BF circuit status	LNA bias	ON	OFF	OFF	OFF	OFF
	1st mixer	ON	OFF	OFF	OFF	OFF
	IF AMP	ON	ON	OFF	OFF	OFF
	2nd mixer	ON	ON	OFF	OFF	OFF
	AGC	ON	ON	OFF	OFF	OFF
	IO demodulator	ON	ON	OFF	OFF	OFF
	Divider (Rx.)	ON	ON	OFF	OFF	OFF
	Divider (Tx.)	OFF	OFF	OFF	ON	OFF
	IO modulator	OFF	OFF	OFF	ON	OFF
	Offset PLL	OFF	OFF	OFF	ON	OFF
	RF 1st local buffer	ON	ON	ON	ON	OFF
	IF local buffer	ON	ON	ON	ON	OFF
	IFVCO	ON	ON	ON	ON	OFF
Total current		42.5 mA Typ	32 mA Typ	10.5 mA Typ	38 mA Typ	1 µA Typ




Figure 2 Control Diagram for Operating Mode Selection

HD155101BF

IFVCO Operation

The HD155101BF incorporates an IFVCO circuit. The IFVCO circuit consists of an IFVCO transistor and a bias circuit for it, whose current are 2.0 mA and 0.5 mA respectively. If an internal IFVCO is used, treat pin 23 (IFVCOO), pin 24 (IFVCOI) and pin 21 (IFLO) as shown figure 3-(a).

Using an external IFVCO, pin 23 (IFVCOO) and pin 24 (IFVCOI) cannot be connected any pattern and component, and any component to feed direct current must be also removed from pin 21 (IFLO).

If pin 23 (IFVCOO), pin 24 (IFVCOI) and pin 21 (IFLO) are treated as shown figure 3-(b), current consumption will decrease 2.0 mA.




Figure 3 Control Diagram for Operating Mode Selection

HD155101BF

Absolute Maximum Ratings

Any stresses in excess of the absolute maximum ratings can cause permanent damage to the HD155101BF.

Item	Symbol	Rating	Unit
Power supply voltage (VCC)	VCC	–0.3 to +4.0	V
Power supply voltage (VCCCOMP)	VCCCOMP	VCC to +5.5	V
Pin voltage	V_T	–0.3 to VCC + 0.3 (6.0 Max)	V
Maximum power dissipation	P_T	400	mW
Operating temperature	T_{opr}	–20 to +85	°C
Storage temperature	T_{stg}	–55 to +125	°C

HD155101BF

Electrical Characteristics (Ta = 25°C)

Specifications

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Applicable pins	Note
Power supply voltage (1)	V _{CC}	2.7	3.0	3.6	V		4, 8, 20, 31, 34, 41, 45	
Power supply voltage (2)	V _{CCCOMP}	2.7	3.0	5.25	V		11	
Power supply current (Rx.)	I _{CC(Rx.)}	—	42.5	60.0	mA	V _{CC} = 3.0V V _{CCCOMP} = 3.0V	4, 8, 20, 31, 34, 41, 45, 11	
Power supply current (Tx.)	I _{CC(Tx.)}	—	38.0	55.0	mA	V _{CC} = 3.0V V _{CCCOMP} = 3.0V	4, 8, 20, 31, 34, 41, 45, 11	
Power supply current (Lo-ON)	I _{CC(Lo-ON)}	—	10.5	15.0	mA	V _{CC} = 3.0V V _{CCCOMP} = 3.0V	4, 8, 20, 31, 34, 41, 45, 11	
Power saving mode supply current	I _{CC(PS)}	—	1.0	10.0	μA	V _{CC} = 3.0V V _{CCCOMP} = 3.0V	4, 8, 20, 31, 34, 41, 45, 11	
Power up time (Rx.)	t _{up(Rx.)}	—	1.5	(5.0)	μsec	V _{CC} = 3.0V V _{CCCOMP} = 3.0V		from PS mode
Power up time (Tx.)	t _{up(Tx.)}	—	0.2	(0.5)	μsec	V _{CC} = 3.0V V _{CCCOMP} = 3.0V		from PS mode
Power on control voltage range (Rx1, Rx2, Tx)	V _{thon_{RX1}} V _{thon_{RX2}} V _{thon_{TX}}	2.3	—	—	V	V _{CC} = 3.0V	1 2 7	
Power off control voltage range (RX1, Rx2, Tx)	V _{thoff_{RX1}} V _{thoff_{RX2}} V _{thoff_{TX}}	—	—	0.8	V	V _{CC} = 3.0V	1 2 7	
I/Q common-mode output voltage	V _{Iocom} / V _{Qocom}	1.1	1.3	1.5	V	V _{CC} = 3.0V	25, 26 27, 28	
I/Q differential output swing	V _{Iosw} / V _{Qosw}	2.4	3.0	—	Vp-p	V _{CC} = 3.0V V _{IOUT} – V _{IOUTBDC} V _{QOUT} – V _{QOUTBDC}	25, 26 27, 28	
I/Q output offset voltage	V _{Ioffset} / V _{Qoffset}	-60	0	+60	mV	V _{CC} = 3.0V V _{IOUTDC} – V _{IOUTBDC} V _{QOUTDC} – V _{QOUTBDC}	25, 26 27, 28	
I/Q common-mode input voltage	V _{Ilcom} / V _{Qlcom}	(0.8)	1.0	(1.2)	V	V _{CC} = 3.0V	14, 15 16, 17	
I/Q differential input swing	V _{llsw} / V _{qlsw}	—	2.0	(2.4)	Vp-p	V _{CC} = 3.0V V _{IIN} – V _{IINB} V _{QIN} – V _{QINB}	14, 15 16, 17	

Note: () : These data are actual spread, not guaranteed.

HD155101BF

Block Specifications

- Specifications of LNA

Item	Min	Typ	Max	Unit	Test Conditions
Frequency (RF)	925	940	960	MHz	
Power gain	—	18.0	—	dB	RF = 940MHz, Pin = -50dBm
Noise figure	—	1.75	—	dB	RF = 940MHz
i/p IP3	—	-1.0	—	dBm	RF1 = 940.8MHz, RF2 = 941.6MHz
o/p IP3	—	16	—	dBm	RF1 = 940.8MHz, RF2 = 941.6MHz
i/p CP	—	-11.5	—	dBm	RF = 940MHz
o/p CP	—	5.5	—	dBm	RF = 940MHz
Load Z	—	50	—	Ω	50Ω Typ
i/p Z	—	50	—	Ω	50Ω Typ
i/p VSWR	—	1.5	—		RF = 940MHz, 50Ω
o/p VSWR	—	1.5	—		RF = 940MHz, 50Ω
I _{cc} @LNA Trs.	4.7	5.6	6.8	mA	Only Trs. current

Note: These AC characteristics are shown for reference only and do not form part of the HD155101BF component specification.

- Specifications of Mixer 1 (Output Load = 400Ω + 400Ω balanced)

Item	Min	Typ	Max	Unit	Test Conditions
Frequency (RF)	925	940	960	MHz	
Frequency (LO)	1055	1165	1260	MHz	
Frequency (IF)	(130)	225	(300)	MHz	
Conversion gain	4.5	7.0	9.0	dB	RF = 940MHz/Pin = -50dBm, LO = 1165MHz/Pin = -10dBm, IF = 225MHz
Noise figure	(6.0)	9.0	(12.0)	dB	RF = 940MHz, LO = 1165MHz/Pin = -10dBm, IF = 225MHz
i/p IP3	—	-1.0	—	dBm	RF1 = 940.8MHz, RF2 = 941.6MHz, LO = 1165MHz/Pin = -10dBm
o/p IP3	—	6.0	—	dBm	RF1 = 940.8MHz, RF2 = 941.6MHz, LO = 1165MHz/Pin = -10dBm
i/p CP	-13.5	-11.0	(-8.0)	dBm	RF = 940MHz, LO = 1165MHz/Pin = -10dBm, IF = 225MHz
o/p CP	(-9.5)	-5.0	(-0.5)	dBm	RF = 940MHz, LO = 1165MHz/Pin = -10dBm, IF = 225MHz
RF i/p VSWR	—	1.5	(2.0)		RF = 940MHz, 50Ω
LO i/p VSWR	—	1.5	(2.0)		RF = 1165MHz, 50Ω
IF o/p VSWR	—	1.5	(2.0)		RF = 225MHz, 800Ω (400Ω + 400Ω Balanced)

Note: () : These data are actual spread, not guaranteed.

HD155101BF

- Specifications of IFAmp + Mixer 2

Item	Min	Typ	Max	Unit	Test Conditions
Input frequency (IF1)	(130)	225	(300)	MHz	
Frequency (LO2)	(156)	270	(360)	MHz	LO2 = IFLO/2
Output frequency (IF2)	(26)	45	(60)	MHz	
Conversion gain	9.0	12.0	14.5	dB	IF1 = 225MHz/Pin = -40dBm, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz
Noise figure	(4.5)	5.6	(7.0)	dB	IF1 = 225MHz, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz
i/p IP3	—	-16.0	—	dBm	IF1 = 225.8MHz, IF2 = 226.6MHz, IFLO = 540MHz/Pin = -10dBm
o/p IP3	—	-4.0	—	dBm	IF1 = 225.8MHz, IF2 = 226.6MHz, IFLO = 540MHz/Pin = -10dBm
i/p CP	-27.5	-25.0	(-23.0)	dBm	IF1 = 225MHz, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz
o/p CP	(-18.0)	-14.0	(-11.0)	dBm	IF1 = 225MHz, IFLO = 540MHz/Pin = -10dBm, IF2 = 45MHz
Isolation	(55)	60	—	dB	Between mixer 1 outputs and IFAMP inputs

Note: () : These data are actual spread, not guaranteed.

- Specifications of AGC

Item	Min	Typ	Max	Unit	Test Conditions
Input frequency	(26)	45	(60)	MHz	
Control voltage range	0.15	—	2.3	V	
Gain range	89	98	107	dB	Gain 1 – Gain 3
Gain linearity	(-1.0)	—	(1.0)	dB	in any 20dB window
Gain 1	45	55	65	dB	Vcont = 2.3V
Gain 2	13	23	33	dB	Vcont = 1.5V
Gain 3	-55	-40	-35	dB	Vcont = 0.15V
i/p CP 1	(-64)	-59	—	dBm	Gain = 50dB
i/p CP 2	(-34)	-29	—	dBm	Gain = 10dB
i/p CP 3	(-22)	-17	—	dBm	Gain = -30dB

Note: () : These data are actual spread, not guaranteed.

HD155101BF

- Specifications of IQ Demodulator

Item	Min	Typ	Max	Unit	Test Conditions
Power gain	-0.5	1.4	3.5	dB	IF2 = 45MHz, Pin = -25dBm, Rout = 10kΩ, IFLO = 540MHz, Pin = -10dBm
i/p CP	(-17.5)	-16.0	(-14.0)	dBm	IF2 = 45MHz, Baseband = 67.7kHz, IFLO = 540MHz, Pin = -10dBm
o/p CP	(-19.0)	-15.6	(-12.0)	dBm	IF2 = 45MHz, Baseband = 67.7kHz, IFLO = 540MHz, Pin = -10dBm
IQ phase accuracy	-1.0	0	1.0	deg.	Baseband = 67.7kHz
IQ amplitude mismatch	(-0.5)	0.1	(0.5)	dB	Baseband = 67.7kHz
Output DC offset voltage	-60	0	60	mV	IOUT - IOUTB and QOUT - QOUTB
IQ differential output swing	2.4	3.0	—	Vp-p	Baseband = 67.7kHz IOUT - IOUTB and QOUT - QOUTB
I/Q common mode output voltage	1.1	1.3	1.5	V	V _{cc} = 3.0V

Note: () : These data are actual spread, not guaranteed.

HD155101BF


- Specifications of IQ Modulator and Offset PLL
(RFLO and IFLO signals are supplied by Signal Generator)

Item	Min	Typ	Max	Unit	Test Conditions (Loop bandwidth = 1.4MHz)
Frequency (RF)	880	902	915	MHz	
Frequency (LO)	1055	1172	1260	MHz	
Frequency (IF)	(120)	135	(180)	MHz	
Power up time	—	0.3	(0.5)	μsec	from PS mode
Lock up time	—	20	(80)	μsec	from PS mode to 915MHz
Carrier suppression ratio	31	40	—	dBc	All '1' GMSK (Baseband = 67.7kHz)
Upper side-band suppression ratio	35	45	—	dBc	I/Q differential input swing = 2.0Vp-p I/Q common mode input voltage = 1.0V
Phase accuracy (PN9, GMSK)	—	0.94 2.27	(2.5) (6.0)	deg. rms deg. peak	200kHz Bandwidth
Modulation spurious (PN9, GMSK)	— — — — — — — — —	—36.5 —70.0 —74.0 —77.0 —80.5 —82.0	(—33.0) (—63.0) (—63.0) (—66.0) (—68.0) (—74.0)	dBc	200kHz offset / 30kHz Bandwidth 400kHz offset / 30kHz Bandwidth 600kHz to 1.8MHz offset / 30kHz Bandwidth 1.8MHz to 3MHz offset / 100kHz Bandwidth 3MHz to 6MHz offset / 100kHz Bandwidth 6MHz upwards offset / 100kHz Bandwidth
Tx noise in RX band (Tx power = 0dBc = 30dBm)	— —	—157 —165	(—151) (—163)	dBc/Hz	925MHz to 935MHz (10MHz up from Tx band) 935MHz to 960MHz (20MHz up from Tx band)
Isolation of the 1st local input to TXVCO input	(40)	43	—	dB	
IQ differential input swing	—	2.0	(2.4)	Vp-p	IIN — IINB and QIN — QINB
I/Q common mode input voltage	(0.8)	1.0	(1.2)	V	

Note: () : These data are actual spread, not guaranteed.

HD155101BF

Test Circuit



HITACHI

HD155101BF

Measurement Results

LNA Measurement Results (for reference only)




Figure 4 Evaluation Circuit for LNA




Figure 5 Gain, NF, ICP vs. Frequency

HITACHI




Figure 6 Gain, Pout vs. Pin




Figure 7 Gain vs. Supply Voltage

HD155101BF




Figure 8 NF vs. Supply Voltage




Figure 9 ICP vs. Supply Voltage

HITACHI




Figure 10 LNA Transistor Current vs. Supply Voltage

HD155101BF

1st Mixer Measurement Results




Figure 11 Evaluation Circuit for 1st Mixer




Figure 12 Gain, NF, ICP vs. Frequency

HITACHI

HD155101BF




Figure 13 Input-Output Characteristics




Figure 14 CG, NF vs. Local Input Power

HITACHI

HD155101BF




Figure 15 Output Frequency Characteristics




Figure 16 Gain vs. Supply Voltage

HITACHI




Figure 17 NF(SSB) vs. Supply Voltage




Figure 18 ICP vs. Supply Voltage

HD155101BF

IF AMP + 2nd Mixer Measurement Results




Figure 19 Evaluation Circuit for IF AMP + 2nd Mixer




Figure 20 Input-Output Characteristics, 1dB-Compression Point

HITACHI




Figure 21 Intermodulation 3rd Characteristics




Figure 22 C.Gain vs. Local in Power

HD155101BF




Figure 23 C.Gain, NF SSB vs. Supply Voltage




Figure 24 ICP vs. Temperature

HITACHI

AGC Measurement Results




Figure 25 Evaluation Circuit for the AGC & Power On Control Blocks




Figure 26 Power Gain vs. Vcont Voltage

HD155101BF




Figure 27 Power Gain vs. Frequency




Figure 28 Noise Figure(NF) vs. Power Gain(G_p)

HITACHI

HD155101BF




Figure 29 Input Compression Point(ICP) vs. Power Gain(Gp)




Figure 30 Power Gain(Gp) vs. Supply Voltage(Vcc)

HD155101BF

IQ Demodulator Measurement Results




Figure 31 Evaluation Circuit for the I&Q Demodulator Block

HITACHI




Figure 32 Input-Output Characteristics




Figure 33 Input-Output Characteristics

HD155101BF




Figure 34 Inter Modulation 3rd Characteristics




Figure 35 Internal LPF Frequency Characteristics

HITACHI




Figure 36 Demodulator Output Waveforms (67.7 kHz) at $V_{CC} = 3.0$ V, $T_a = 25^\circ\text{C}$

HD155101BF

Transmitter Measurement Results




Figure 37 Evaluation Circuit for the Upconverter (I&Q Modulator and Offset PLL Block)




Figure 38 I1 Peak, I2 Peak, I3 vs. R_{ICURAD} Characteristics

HITACHI

HD155101BF

Phase accuracy and lock up time characteristics depend on the OPLL loop bandwidth. The following table shows measurement result of each characteristic, when the OPLL loop bandwidth is changed.

Table 2 Measurement Results of Transmitter Characteristics vs. OPLL Loop Bandwidth Dependence ($R_{ICURAD} = 8.2 \text{ k}\Omega$, IFLO generated by signal generator)

Item	Conditions					Unit	
	Condition 1	Condition 2	Condition 3	Condition 4	Condition 5		
VCO & Phase detector	VCO: MURATA MQE502-902 or MQE601-902, $C_3 = 100 \text{ pF}$ in VCO, $R_{ICURAD} = 8.2 \text{ k}\Omega$, $k_{vr} = 2\pi \times 11 \times 10^6 (\text{rad/Vsec})$, $k_{dr} = (2.83 \times 10^{-3}) / \pi (\text{A/rad})$						
Loop bandwidth (measured)	0.8	1.1	1.3	1.5	1.6	MHz	
C1	680	390	300	220	180	pF	
C2	10.0	6.8	4.7	3.3	2.7	nF	
C3	100	100	100	100	100	pF	
R2	68	100	110	130	130	Ω	
R3	390	330	270	220	200	Ω	
Item	Spec.	Measured1	Measured2	Measured3	Measured4	Measured5	Unit
200 kHz offset	≤ -33	-37.23	-37.09	-37.60	-37.70	-37.86	dBc
400 kHz offset	≤ -63	-67.41	-67.95	-68.49	-68.94	-69.23	dBc
600 kHz to 1.8 MHz offset	≤ -63	-72.86	-72.85	-73.09	-73.48	-73.26	dBc
1.8 MHz to 3 MHz offset	≤ -66	-79.65	-76.96	-76.45	-75.70	-74.96	dBc
3 MHz to 6 MHz offset	≤ -68	-82.11	-81.11	-80.83	-79.18	-79.58	dBc
6 MHz upwards offset	≤ -74	-82.77	-82.67	-82.59	-81.98	-82.38	dBc
Carrier suppression	≥ 31	47.35	48.44	47.54	46.71	48.36	dBc
Side band suppression	≥ 35	39.10	39.47	39.89	39.89	40.33	dBc
Phase accuracy	PN9	≤ 2.5	1.53	1.16	1.02	0.89	deg. rms
	PN9	≤ 6.0	3.30	2.90	2.81	2.72	deg. peak
	All '1'	≤ 2.5	0.99	0.95	0.93	0.93	deg. rms
	All '1'	≤ 6.0	2.26	2.33	2.33	2.04	deg. peak
Lock up time	≤ 80	58.1	41.1	29.4	19.1	17.2	μsec
Tx noise in	925 MHz	-163.3	-158.6	-157.0	-155.1	-154.9	dBc/Hz
Rx band	935 MHz	-166.4	-165.6	-165.4	-164.1	-163.3	dBc/Hz
VCO noise only	925 MHz	-165.2 (0 dBc = -0.5 dBm, noise -165.7 dBm/Hz)				dBc/Hz	
	935 MHz	-166.4 (0 dBc = -0.5 dBm, noise -166.9 dBm/Hz)				dBc/Hz	

HD155101BF




Figure 39 Phase Accuracy vs. OPLL Loop Bandwidth




Figure 40 Lock Up Time vs. OPLL Loop Bandwidth

HITACHI




Figure 41 Tx Noise in Rx Band vs. OPLL Loop Bandwidth

HD155101BF

Transmitter Measurement Results (1) ($R_{ICURAD} = 8.2 \text{ k}\Omega$ and IFLO generated by signal generator)




Figure 42 Evaluation Circuit Using Signal Generator for the I&Q Modulator and Offset PLL

Table 3 Measurement Results Using SG ($R_{ICURAD} = 8.2 \text{ k}\Omega$, IFLO generated by signal generator)

Item	Spec.	Measured1	Measured2	Measured3	Unit
Measured frequency		890	902	915	MHz
200 kHz offset	≤ -33	-36.36	-36.16	-36.60	dBc
400 kHz offset	≤ -63	-68.22	-67.30	-67.02	dBc
600 kHz to 1.8 MHz offset	≤ -63	-74.84	-74.88	-74.69	dBc
1.8 MHz to 3 MHz offset	≤ -66	-77.48	-77.30	-77.10	dBc
3 MHz to 6 MHz offset	≤ -68	-79.73	-79.47	-79.16	dBc
6 MHz upwards offset	≤ -74	-81.63	-80.67	-80.94	dBc
Carrier suppression	≥ 31	46.24	46.11	45.98	dBc
Side band suppression	≥ 35	38.81	38.86	38.84	dBc
Phase accuracy	PN9	≤ 2.5	1.05	1.05	deg. rms
	PN9	≤ 6.0	2.76	2.61	deg. peak
	All '1'	≤ 2.5	1.00	1.02	deg. rms
	All '1'	≤ 6.0	2.19	2.33	deg. peak

HITACHI

HD155101BF




Figure 43 GMSK Modulated Transmitter Output Spectrum (890 MHz, 902 MHz, 915 MHz)

HITACHI

HD155101BF




Figure 44 GMSK Modulated Transmitter Output Spectrum vs. Temperature

HITACHI

HD155101BF

The Acquisition response of OPLL using 8.2 k Ω icurad is shown below. The control voltage of the VCO was observed by the digital storage oscilloscope.




Figure 45 Acquisition Time (Lock Up Time)

HD155101BF

Transmitter Measurement Results (2) ($R_{ICURAD} = 8.2 \text{ k}\Omega$ and IFLO using an internal IFVCO)




Figure 46 Evaluation Circuit Using Internal IFVCO for the I&Q Modulator and Offset PLL

Table 4 Measurement Results Using an Internal IFVCO ($R_{ICURAD} = 8.2 \text{ k}\Omega$)

Item	Spec. (GSM Spec.)	Measured1	Measured2	Measured3	Unit
Measured frequency		890	902	915	MHz
200 kHz offset	≤ -33 (-30)	-35.64	-36.24	-36.93	dBc
400 kHz offset	≤ -63 (-60)	-63.63	-64.09	-64.09	dBc
600 kHz to 1.8 MHz offset	≤ -63 (-60)	-69.85	-69.95	-70.47	dBc
1.8 MHz to 3 MHz offset	≤ -66 (-63)	-76.89	-76.50	-76.04	dBc
3 MHz to 6 MHz offset	≤ -68 (-65)	-81.06	-80.67	-80.38	dBc
6 MHz upwards offset	≤ -74 (-71)	-82.67	-82.40	-82.34	dBc
Carrier suppression	≥ 31	41.87	42.50	42.42	dBc
Side band suppression	≥ 35	43.59	44.35	43.25	dBc
Phase accuracy	PN9 ≤ 2.5 (5)	2.43	2.09	2.01	deg. rms
	PN9 ≤ 6.0 (20)	6.56	6.06	6.41	deg. peak
All '1'	≤ 2.5	0.95	0.93	0.96	deg. rms
All '1'	≤ 6.0	2.67	2.67	2.61	deg. peak

HITACHI

HD155101BF




Figure 47 GMSK Modulated Transmitter Output Spectrum Using an Internal IFVCO

HITACHI

HD155101BF




Figure 48 IFVCO Oscillation Frequency vs. Vtune Voltage





Figure 49 IFVCO Lock Up Time (from PS mode to 540 MHz)

HITACHI

Package Dimensions



HITACHI

HD155101BF

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	:	http://semiconductor.hitachi.com/
	Europe	:	http://www.hitachi-eu.com/hel/ecg
	Asia (Singapore)	:	http://www.has.hitachi.com.sg/grp3/sicd/index.htm
	Asia (Taiwan)	:	http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
	Asia (HongKong)	:	http://www.hitachi.com.hk/eng/bo/grp3/index.htm
	Japan	:	http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA 94005-1897 Tel: <1> (800) 285-1601 Fax: <1> (303) 297-0447	Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-8562 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322	Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533 Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building, No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180	Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX
---	--	--	--

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

