

**119-Bump BGA**  
**Commercial Temp**  
**Industrial Temp**

## **4Mb Pipelined and Flow Through Synchronous NBT SRAMs**

**180 MHz–100 MHz**  
**3.3 V  $V_{DD}$**   
**2.5 V and 3.3 V  $V_{DDQ}$**

### **Features**

- 256K x 18 and 128K x 36 configurations
- User configurable Pipeline and Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization
- Fully pin compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs
- Pin-compatible with 2M, 8M, and 16M devices
- 3.3 V +10%/-10% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleave Burst mode
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- Clock Control, registered address, data, and control
- ZZ Pin for automatic power-down
- JEDEC-standard 119-bump BGA package
- RoHS-compliant package available

### **Functional Description**

The GS842Z18/36AB is a 4Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS842Z18/36AT may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS842Z18/36AT is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 119-bump BGA package.

### **Parameter Synopsis**

		<b>-180</b>	<b>-166</b>	<b>-150</b>	<b>-100</b>
<b>Pipeline</b> <b>3-1-1</b>	tCycle	5.5 ns	6.0 ns	6.6 ns	10 ns
	tkQ	3.2 ns	3.5 ns	3.8 ns	4.5 ns
	I <sub>DD</sub>	335 mA	310 mA	280 mA	190 mA
<b>Flow</b> <b>Through</b> <b>2-1-1</b>	tkQ	8 ns	8.5 ns	10 ns	12 ns
	tCycle	9.1 ns	10 ns	12 ns	15 ns
	I <sub>DD</sub>	210 mA	190 mA	165 mA	135 mA

**GS842Z18A Pad Out—119-Bump BGA—Top View (Packge B)**

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	A	A	NC	A	A	V <sub>DDQ</sub>
B	NC	E <sub>2</sub>	A	ADV	A	$\bar{E}_3$	NC
C	NC	A	A	V <sub>DD</sub>	A	A	NC
D	DQB	NC	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQPA	NC
E	NC	DQB	V <sub>SS</sub>	$\bar{E}_1$	V <sub>SS</sub>	NC	DQA
F	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	$\bar{G}$	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>
G	NC	DQB	$\bar{B}_B$	NC	NC	NC	DQA
H	DQB	NC	V <sub>SS</sub>	$\bar{W}$	V <sub>SS</sub>	DQA	NC
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
K	NC	DQB	V <sub>SS</sub>	CK	V <sub>SS</sub>	NC	DQA
L	DQB	NC	NC	NC	$\bar{B}_A$	DQA	NC
M	V <sub>DDQ</sub>	DQB	V <sub>SS</sub>	$\overline{CKE}$	V <sub>SS</sub>	NC	V <sub>DDQ</sub>
N	DQB	NC	V <sub>SS</sub>	A <sub>1</sub>	V <sub>SS</sub>	DQA	NC
P	NC	DQPB	V <sub>SS</sub>	A <sub>0</sub>	V <sub>SS</sub>	NC	DQA
R	NC	A	$\overline{LBO}$	V <sub>DD</sub>	$\overline{FT}$	A	NC
T	NC	A	A	NC	A	A	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

**GS842Z36A Pad Out— 119-Bump BGA—Top View (Package B)**

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	A	A	NC	A8	A	V <sub>DDQ</sub>
B	NC	E <sub>2</sub>	A	ADV	A	$\bar{E}_3$	NC
C	NC	A	A	V <sub>DD</sub>	A	A	NC
D	DQC	DQPC	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQP <sub>B</sub>	DQB
E	DQC	DQC	V <sub>SS</sub>	$\bar{E}_1$	V <sub>SS</sub>	DQB	DQB
F	V <sub>DDQ</sub>	DQC	V <sub>SS</sub>	$\bar{G}$	V <sub>SS</sub>	DQB	V <sub>DDQ</sub>
G	DQC	DQC	$\bar{B}_C$	NC	$\bar{B}_B$	DQB	DQB
H	DQC	DQC	V <sub>SS</sub>	$\bar{W}$	V <sub>SS</sub>	DQB	DQB
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
K	DQD	DQD	V <sub>SS</sub>	CK	V <sub>SS</sub>	DQA	DQA
L	DQD	DQD	$\bar{B}_D$	NC	$\bar{B}_A$	DQA	DQA
M	V <sub>DDQ</sub>	DQD	V <sub>SS</sub>	$\overline{CKE}$	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>
N	DQD	DQD	V <sub>SS</sub>	A <sub>1</sub>	V <sub>SS</sub>	DQA	DQA
P	DQD	DQPD	V <sub>SS</sub>	A <sub>0</sub>	V <sub>SS</sub>	DQPA	DQA
R	NC	A	$\overline{LBO}$	V <sub>DD</sub>	$\overline{FT}$	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

## **GS842Z18/36A Pin Description**

<b>Symbol</b>	<b>Type</b>	<b>Description</b>
A0, A1	I	Address field LSBs and Address Counter Preset Inputs
An	I	Address Inputs
DQA DQB DQC DQD	I/O	Data Input and Output pins
$\overline{B}_A$ , $\overline{B}_B$ , $\overline{B}_C$ , $\overline{B}_D$	I	Byte Write Enable for DQA, DQB, DQC, DQD I/Os; active low (x36 Version)
CK	I	Clock Input Signal; active high
$\overline{C}_{KE}$	I	Clock Input Buffer Enable; active low
$\overline{W}$	I	Write Enable. Writes all enabled bytes; active low
$\overline{E}_1$	I	Chip Enable; active low
	I	Chip Enable; active high
$\overline{G}$	I	Output Enable; active low
ADV	I	Burst address counter advance enable; active high
ZZ	I	Sleep Mode control; active high
$\overline{FT}$	I	Flow Through or Pipeline mode; active low
LBO	I	Linear Burst Order mode; active low
ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
NC	—	No Connect
TMS	I	Scan Test Mode Select
TDI	I	Scan Test Data In
TDO	O	Scan Test Data Out
TCK	I	Scan Test Clock
$V_{DD}$	I	Core power supply
$V_{SS}$	I	I/O and Core Ground
$V_{DDQ}$	I	Output driver power supply
CK	I	Clock Input Signal; active high

## Functional Details

### Clocking

Deassertion of the Clock Enable ( $\overline{\text{CKE}}$ ) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

### Pipelined Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ( $\overline{\text{E}}_1$ ,  $\overline{\text{E}}_2$ , and  $\overline{\text{E}}_3$ ). Deassertion of any one of the Enable inputs will deactivate the device.

Function	$\overline{\text{W}}$	$\overline{\text{B}}_{\text{A}}$	$\overline{\text{B}}_{\text{B}}$	$\overline{\text{B}}_{\text{C}}$	$\overline{\text{B}}_{\text{D}}$
Read	H	X	X	X	X
Write Byte "a"	L	L	H	H	H
Write Byte "b"	L	H	L	H	H
Write Byte "c"	L	H	H	L	H
Write Byte "d"	L	H	H	H	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	H	H	H	H

Read operation is initiated when the following conditions are satisfied at the rising edge of clock:  $\overline{\text{CKE}}$  is asserted low, all three chip enables ( $\overline{\text{E}}_1$ ,  $\overline{\text{E}}_2$ , and  $\overline{\text{E}}_3$ ) are active, the write enable input signal  $\overline{\text{W}}$  is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the Output pins.

Write operation occurs when the RAM is selected, CKE is active and the write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ( $\overline{\text{B}}_{\text{A}}$ ,  $\overline{\text{B}}_{\text{B}}$ ,  $\overline{\text{B}}_{\text{C}}$ , and  $\overline{\text{B}}_{\text{D}}$ ) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The Pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

### Flow through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a read cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way as well, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.



### Synchronous Truth Table

<b>Operation</b>	<b>Type</b>	<b>Address</b>	<b>CK</b>	<b><math>\overline{CKE}</math></b>	<b>ADV</b>	<b><math>\overline{W}</math></b>	<b><math>\overline{Bx}</math></b>	<b><math>\overline{E_1}</math></b>	<b><math>E_2</math></b>	<b><math>\overline{E_3}</math></b>	<b><math>\overline{G}</math></b>	<b>ZZ</b>	<b>DQ</b>	<b>Notes</b>
Read Cycle, Begin Burst	R	External	L-H	L	L	H	X	L	H	L	L	L	Q	
Read Cycle, Continue Burst	B	Next	L-H	L	H	X	X	X	X	X	L	L	Q	1,10
NOP/Read, Begin Burst	R	External	L-H	L	L	H	X	L	H	L	H	L	High-Z	2
Dummy Read, Continue Burst	B	Next	L-H	L	H	X	X	X	X	X	H	L	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L-H	L	L	L	L	L	H	L	X	L	D	3
Write Cycle, Continue Burst	B	Next	L-H	L	H	X	L	X	X	X	X	L	D	1,3,10
Write Abort, Continue Burst	B	Next	L-H	L	H	X	H	X	X	X	X	L	High-Z	1,2,3,10
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	H	X	X	X	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	X	X	H	X	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	X	L	X	X	L	High-Z	
Deselect Cycle	D	None	L-H	L	L	L	H	L	H	L	X	L	High-Z	1
Deselect Cycle, Continue	D	None	L-H	L	H	X	X	X	X	X	X	L	High-Z	1
Sleep Mode		None	X	X	X	X	X	X	X	X	X	H	High-Z	
Clock Edge Ignore, Stall		Current	L-H	H	X	X	X	X	X	X	X	L	-	4


**Notes:**

1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the  $\overline{W}$  pin is sampled low but no Byte Write pins are active so no write operation is performed.
3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
4. If  $\overline{CKE}$  High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If  $\overline{CKE}$  High occurs during a write cycle, the bus will remain in High Z.
5. X = Don't Care; H = Logic High; L = Logic Low;  $\overline{Bx}$  = High = All Byte Write signals are high;  $\overline{Bx}$  = Low = One or more Byte/Write signals are Low
6. All inputs, except  $\overline{G}$  and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting CKE high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incremented for all Burst continue cycles.

### Pipelined and Flow Through Read-Write Control State Diagram




**Key**

**Notes**

1. The Hold command ( $\overline{CKE}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Synchronous Truth Table.




**Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram**

### Pipeline Mode Data I/O State Diagram




**Key**

**Notes**

1. The Hold command ( $\overline{CKE}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




**Current State and Next State Definition for Pipeline Mode Data I/O State Diagram**

### Flow Through Mode Data I/O State Diagram



#### Notes

1. The Hold command ( $\overline{CKE}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



**Current State and Next State Definition for: Pipelined and Flow Through Read Write Control State Diagram**

### Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

### Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ( $\overline{\text{LBO}}$ ). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, interleaved burst sequence is selected. See the tables below for details.

### FLXDrive™

The ZQ pin allows selection between NBT RAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

### Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$
Single/Dual Cycle Deselect Control	SCD	L	Dual Cycle Deselect
		H or NC	Single Cycle Deselect
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
		H or NC	Low Drive (High Impedance)
9th Bit Enable	$\overline{\text{PE}}$	L or NC	Activate DQPx I/Os (x18/x3672 mode)
		H	Deactivate DQPx I/Os (x16/x3272 mode)

#### Note:

There are pull-up devices on the ZQ, SCD, and  $\overline{\text{FT}}$  pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

## Burst Counter Sequences

### Linear Burst Sequence

	<b>A[1:0]</b>	<b>A[1:0]</b>	<b>A[1:0]</b>	<b>A[1:0]</b>
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

**Note:**

The burst counter wraps to initial state on the 5th clock.

### Interleaved Burst Sequence

	<b>A[1:0]</b>	<b>A[1:0]</b>	<b>A[1:0]</b>	<b>A[1:0]</b>
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

**Note:**

The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18


8

## Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull-down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of Sleep Mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB2}$  is guaranteed after the time  $t_{ZZI}$  is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during  $t_{ZZR}$ , only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

### Sleep Mode Timing Diagram



## Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the  $\overline{FT}$  signal found on Bump R5. Not all vendors offer this option, however, most mark Bump R5 as  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

## Absolute Maximum Ratings

(All voltages reference to V<sub>SS</sub>)

<b>Symbol</b>	<b>Description</b>	<b>Value</b>	<b>Unit</b>
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	-0.5 to 4.6	V
V <sub>I/O</sub>	Voltage on I/O Pins	-0.5 to V <sub>DDQ</sub> +0.5 ( $\leq$ 4.6 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to V <sub>DD</sub> +0.5 ( $\leq$ 4.6 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/-20	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/-20	mA
P <sub>D</sub>	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	°C

**Note:**

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

## Power Supply Voltage Ranges

<b>Parameter</b>	<b>Symbol</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>	<b>Notes</b>
3.3 V Supply Voltage	V <sub>DD3</sub>	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V <sub>DD2</sub>	2.3	2.5	2.7	V	
3.3 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ3</sub>	3.0	3.3	3.6	V	
2.5 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ2</sub>	2.3	2.5	2.7	V	

**Notes:**

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be  $-2 \text{ V} > V_i < V_{DDn} + 2 \text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% t<sub>KC</sub>.

### **V<sub>DDQ3</sub> Range Logic Levels**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	2.0	—	V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.8	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	2.0	—	V <sub>DDQ</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3	—	0.8	V	1,3

**Notes:**

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be  $-2 \text{ V} > V_i < V_{DDn} + 2 \text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
3. V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3 V.

### **V<sub>DDQ2</sub> Range Logic Levels**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.3*V <sub>DD</sub>	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	0.6*V <sub>DD</sub>	—	V <sub>DDQ</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3	—	0.3*V <sub>DD</sub>	V	1,3

**Notes:**

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be  $-2 \text{ V} > V_i < V_{DDn} + 2 \text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
3. V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3 V.


### **Recommended Operating Temperatures**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T <sub>A</sub>	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T <sub>A</sub>	-40	25	85	°C	2


**Notes:**

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be  $-2 \text{ V} > V_i < V_{DDn} + 2 \text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

### Undershoot Measurement and Timing



### Overshoot Measurement and Timing



### Capacitance

( $T_A = 25^\circ\text{C}$ ,  $f = 1 \text{ MHZ}$ ,  $V_{DD} = 2.5 \text{ V}$ )

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0 \text{ V}$	4	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0 \text{ V}$	6	7	pF

**Note:**


These parameters are sample tested.

### AC Test Conditions

Parameter	Conditions
Input high level	$V_{DD} - 0.2 \text{ V}$
Input low level	$0.2 \text{ V}$
Input slew rate	$1 \text{ V/ns}$
Input reference level	$V_{DD}/2$
Output reference level	$V_{DDQ}/2$
Output load	<b>Fig. 1</b>

**Notes:**

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.



**DC Electrical Characteristics**

<b>Parameter</b>	<b>Symbol</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Max</b>
Input Leakage Current (except mode pins)	$I_{IL}$	$V_{IN} = 0$ to $V_{DD}$	-1 $\mu A$	1 $\mu A$
ZZ Input Current	$I_{IN1}$	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0 \text{ V} \leq V_{IN} \leq V_{IH}$	-1 $\mu A$ -1 $\mu A$	1 $\mu A$ 100 $\mu A$
$\overline{FT}$ , SCD, ZQ Input Current	$I_{IN2}$	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0 \text{ V} \leq V_{IN} \leq V_{IL}$	-100 $\mu A$ -1 $\mu A$	1 $\mu A$ 1 $\mu A$
Output Leakage Current	$I_{OL}$	Output Disable, $V_{OUT} = 0$ to $V_{DD}$	-1 $\mu A$	1 $\mu A$
Output High Voltage	$V_{OH2}$	$I_{OH} = -8 \text{ mA}$ , $V_{DDQ} = 2.375 \text{ V}$	1.7 $V$	—
Output High Voltage	$V_{OH3}$	$I_{OH} = -8 \text{ mA}$ , $V_{DDQ} = 3.135 \text{ V}$	2.4 $V$	—
Output Low Voltage	$V_{OL}$	$I_{OL} = 8 \text{ mA}$	—	0.4 $V$

## Operating Currents

Parameter	Test Conditions	Symbol	-		-		-		-		Unit
			0 to 70°C	-40 to 85°C							
<b>Operating Current</b>	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	I <sub>DD</sub> Pipeline	335	345	310	320	280	290	190	200	mA
		I <sub>DD</sub> Flow-Thru	210	220	190	200	165	175	135	145	mA
<b>Standby Current</b>	$ZZ \geq V_{DD} - 0.2\text{ V}$	I <sub>SB</sub> Pipeline	20	30	20	30	20	30	20	30	mA
		I <sub>SB</sub> Flow-Thru	20	30	20	30	20	30	20	30	mA
<b>Deselect Current</b>	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	I <sub>DD</sub> Pipeline	55	65	50	60	50	60	40	50	mA
		I <sub>DD</sub> Flow-Thru	40	50	40	50	35	45	35	45	mA


**AC Electrical Characteristics**

	Parameter	Symbol	-		-		-150		-100		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
<b>Flow Through</b>	Clock Cycle Time	tKC	9.1	—	10.0	—	12.0	—	15.0	—	ns
	Clock to Output Valid	tKQ	—	8.0	—	8.5	—	10.0	—	12.0	ns
	Clock to Output Invalid	tKQX	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	tLZ <sup>1</sup>	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock HIGH Time	tKH	1.3	—	1.3	—	1.3	—	1.3	—	ns
	Clock LOW Time	tKL	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	3.2	1.5	3.5	1.5	3.8	1.5	5	ns
	—G to Output Valid	tOE	—	3.2	—	3.5	—	3.8	—	5	ns
	—G to output in Low-Z	tOLZ <sup>1</sup>	0	—	0	—	0	—	0	—	ns
	—G to output in High-Z	tOHZ <sup>1</sup>	—	3.2	—	3.5	—	3.8	—	5	ns
	Setup time	tS	1.5	—	1.5	—	1.5	—	2.0	—	ns
	Hold time	tH	0.5	—	0.5	—	0.5	—	0.5	—	ns
	ZZ setup time	tZZS <sup>2</sup>	5	—	5	—	5	—	5	—	ns
	ZZ hold time	tZZH <sup>2</sup>	1	—	1	—	1	—	1	—	ns
	ZZ recovery	tZZR	20	—	20	—	20	—	20	—	ns


**Notes:**

1. These parameters are sampled and are not 100% tested
2. ZZ is an asynchronous signal. However, In order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

### Pipeline Mode Timing



### Flow Through Mode Timing



\*Note:  $\overline{E} = \text{High}(\text{False})$  if  $\overline{E1} = 1$  or  $E2 = 0$  or  $\overline{E3} = 1$

### JTAG Port Operation

#### Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DDQ}$ .

#### Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.

## JTAG Port Registers

### JTAG Pin Descriptions

<b>Pin</b>	<b>Pin Name</b>	<b>I/O</b>	<b>Description</b>
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

#### Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

### Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

### Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.


### Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

### Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

### JTAG TAP Block Diagram



#### Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

**Tap Controller Instruction Set**
**ID Register Contents**


	Die Revision Code		Not Used																I/O Configuration				GSI Technology JEDEC Vendor ID Code										Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
x72	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1	
x36	X	X	X	X	0	0	0	X	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x32	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x18	X	X	X	X	0	0	0	X	1	0	0	1	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1
x16	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1	1	0	0	1	1

**Overview**

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

### JTAG Tap Controller State Diagram



### Instruction Descriptions

#### BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### EXTEST

EXTTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the state of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

#### **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

#### **SAMPLE-Z**

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

#### **RFU**

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

### **JTAG TAP Instruction Set Summary**

<b>Instruction</b>	<b>Code</b>	<b>Description</b>	<b>Notes</b>
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

#### **Notes:**

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

## JTAG Port Recommended Operating Conditions and DC Characteristics


Parameter	Symbol	Min.	Max.	Unit	Notes
3.3 V Test Port Input High Voltage	$V_{IHJ3}$	2.0	$V_{DD3} + 0.3$	V	1
3.3 V Test Port Input Low Voltage	$V_{ILJ3}$	-0.3	0.8	V	1
2.5 V Test Port Input High Voltage	$V_{IHJ2}$	$0.6 * V_{DD2}$	$V_{DD2} + 0.3$	V	1
2.5 V Test Port Input Low Voltage	$V_{ILJ2}$	-0.3	$0.3 * V_{DD2}$	V	1
TMS, TCK and TDI Input Leakage Current	$I_{INHJ}$	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	$I_{INLJ}$	-1	100	uA	3
TDO Output Leakage Current	$I_{OLJ}$	-1	1	uA	4
Test Port Output High Voltage	$V_{OHJ}$	1.7	—	V	5, 6
Test Port Output Low Voltage	$V_{OLJ}$	—	0.4	V	5, 7
Test Port Output CMOS High	$V_{OHJC}$	$V_{DDQ} - 100 \text{ mV}$	—	V	5, 8
Test Port Output CMOS Low	$V_{OLJC}$	—	100 mV	V	5, 9

### **Notes:**

1. Input Under/overshoot voltage must be  $-2 \text{ V} < V_i < V_{DDn} + 2 \text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.
  2.  $V_{ILJ} \leq V_{IN} \leq V_{DDn}$
  3.  $0 \text{ V} \leq V_{IN} \leq V_{ILJn}$
  4. Output Disable,  $V_{OUT} = 0$  to  $V_{DDn}$
  5. The TDO output driver is served by the  $V_{DDQ}$  supply.
  6.  $I_{OHJ} = -4 \text{ mA}$
  7.  $I_{OLJ} = +4 \text{ mA}$
  8.  $I_{OHJC} = -100 \mu\text{A}$
  9.  $I_{OLJC} = +100 \mu\text{A}$

## JTAG Port AC Test Conditions


Parameter	Conditions
Input high level	$V_{DD} - 0.2\text{ V}$
Input low level	$0.2\text{ V}$
Input slew rate	$1\text{ V/ns}$
Input reference level	$V_{DDQ}/2$
Output reference level	$V_{DDQ}/2$



**Notes:**

1. Include scope and jig capacitance.
  2. Test conditions as shown unless otherwise noted

### JTAG Port Timing Diagram




### JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	—	ns
TCK Low to TDO Valid	tTKQ	—	20	ns
TCK High Pulse Width	tTKH	20	—	ns
TCK Low Pulse Width	tTKL	20	—	ns
TDI & TMS Set Up Time	tTS	10	—	ns
TDI & TMS Hold Time	tTH	10	—	ns

## Output Driver Characteristics

**TBD**

**Package Dimensions—119-Bump FPBGA (Package B, Variation 1)**


BPR 1999.05.18

**Ordering Information—GSI NBT Synchronous SRAMs**

<b>Org</b>	<b>Part Number<sup>1</sup></b>	<b>Type</b>	<b>Package</b>	<b>Speed<sup>2</sup> (MHz/ns)</b>	<b>T<sub>A</sub><sup>3</sup></b>	<b>Status</b>
256K x 18	GS842Z18AB-180	NBT Pipeline/Flow Through	BGA (var. 1)	180/8	C	MP
256K x 18	GS842Z18AB-166	NBT Pipeline/Flow Through	BGA (var. 1)	166/8.5	C	MP
256K x 18	GS842Z18AB-150	NBT Pipeline/Flow Through	BGA (var. 1)	150/10	C	MP
256K x 18	GS842Z18AB-100	NBT Pipeline/Flow Through	BGA (var. 1)	100/12	C	MP
128K x 36	GS842Z36AB-180	NBT Pipeline/Flow Through	BGA (var. 1)	180/8	C	MP
128K x 36	GS842Z36AB-166	NBT Pipeline/Flow Through	BGA (var. 1)	166/8.5	C	MP
128K x 36	GS842Z36AB-150	NBT Pipeline/Flow Through	BGA (var. 1)	150/10	C	MP
128K x 36	GS842Z36AB-100	NBT Pipeline/Flow Through	BGA (var. 1)	100/12	C	MP
256K x 18	GS842Z18AB-180I	NBT Pipeline/Flow Through	BGA (var. 1)	180/8	I	MP
256K x 18	GS842Z18AB-166I	NBT Pipeline/Flow Through	BGA (var. 1)	166/8.5	I	MP
256K x 18	GS842Z18AB-150I	NBT Pipeline/Flow Through	BGA (var. 1)	150/10	I	MP
256K x 18	GS842Z18AB-100I	NBT Pipeline/Flow Through	BGA (var. 1)	100/12	I	MP
128K x 36	GS842Z36AB-180I	NBT Pipeline/Flow Through	BGA (var. 1)	180/8	I	MP
128K x 36	GS842Z36AB-166I	NBT Pipeline/Flow Through	BGA (var. 1)	166/8.5	I	MP
128K x 36	GS842Z36AB-150I	NBT Pipeline/Flow Through	BGA (var. 1)	150/10	I	MP
128K x 36	GS842Z36AB-100I	NBT Pipeline/Flow Through	BGA (var. 1)	100/12	I	MP
256K x 18	GS842Z18AGB-180	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	180/8	C	MP
256K x 18	GS842Z18AGB-166	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	166/8.5	C	MP
256K x 18	GS842Z18AGB-150	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	150/10	C	MP
256K x 18	GS842Z18AGB-100	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	100/12	C	MP
128K x 36	GS842Z36AGB-180	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	180/8	C	MP
128K x 36	GS842Z36AGB-166	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	166/8.5	C	MP

**Notes:**

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS842Z36AB-100IT.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
4. MP = Mass Production.
5. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsitechnology.com](http://www.gsitechnology.com)) for a complete listing of current offerings

**Ordering Information—GSI NBT Synchronous SRAMs**

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>	Status
128K x 36	GS842Z36AGB-150	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	150/10	C	MP
128K x 36	GS842Z36AGB-100	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	100/12	C	MP
256K x 18	GS842Z18AGB-180I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	180/8	I	MP
256K x 18	GS842Z18AGB-166I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	166/8.5	I	MP
256K x 18	GS842Z18AGB-150I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	150/10	I	MP
256K x 18	GS842Z18AGB-100I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	100/12	I	MP
128K x 36	GS842Z36AGB-180I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	180/8	I	MP
128K x 36	GS842Z36AGB-166I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	166/8.5	I	MP
128K x 36	GS842Z36AGB-150I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	150/10	I	MP
128K x 36	GS842Z36AGB-100I	NBT Pipeline/Flow Through	RoHS-compliant BGA (var. 1)	100/12	I	MP

**Notes:**

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS842Z36AB-100IT.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
4. MP = Mass Production.
5. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsitechnology.com](http://www.gsitechnology.com)) for a complete listing of current offerings

**4Mb Synchronous NBT Datasheet Revision History**

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page /Revisions/Reason
842Z18A_r1		<ul style="list-style-type: none"> <li>• Creation of new datasheet</li> </ul>
842Z18A_r1; 842Z18A_r1_01	Content	<ul style="list-style-type: none"> <li>• Updated power numbers in table on page 1 and Operating Currents table</li> <li>• Updated pinout for x18</li> <li>• Updated Pin Description table</li> <li>• Removed ByteSafe references</li> <li>• Changed DP and QE to NC</li> <li>• Delete PE from entire document (changed to NC)</li> </ul>
842Z18A_r1_01; 842Z18A_r1_02	Content	<ul style="list-style-type: none"> <li>• Removed 200 MHz speed bin</li> <li>• Removed pin locations from pin description table</li> </ul>
842Z18A_r1_02; 842Z18A_r1_03	Format/Content	<ul style="list-style-type: none"> <li>• Updated format</li> <li>• Updated timing diagrams</li> <li>• Added variation information to package mechanical</li> <li>• (Rev1.03a: added RoHS-compliant information)</li> </ul>