

# DCR3640W52



# Phase Control Thyristor Preliminary Information

DS5819-1.2 June 2005 (LN24006)

#### **FEATURES**

- Double Side Cooling
- High Surge Capability

## **APPLICATIONS**

- High Power Drives
- High Voltage Power Supplies
- Static Switches

# **VOLTAGE RATINGS**

Part and Ordering Number	Repetitive Peak Voltages V <sub>DRM</sub> and V <sub>RRM</sub> V	Conditions
DCR3640W52 DCR3640W50 DCR3640W48 DCR3640W46	5200 5000 4800 4600	$\begin{split} T_{vj} = -40^{\circ}  C & \text{ to } 125^{\circ}  C, \\ I_{DRM} = I_{RRM} = 300 \text{mA}, \\ V_{DRM}, V_{RRM}  t_p = 10 \text{ms}, \\ V_{DSM}  \&  V_{RSM} = \\ V_{DRM}  \&  V_{RRM} + 100 V \\ \text{respectively} \end{split}$

Lower voltage grades available.

## **ORDERING INFORMATION**

When ordering, select the required part number shown in the Voltage Ratings selection table.

For example:

#### DCR3640W52

Note: Please use the complete part number when ordering and quote this number in any future correspondence relating to your order.

#### **KEY PARAMETERS**

$V_{DRM}$	5200V
$I_{T(AV)}$	3550A
I <sub>TSM</sub>	49000A
dV/dt*	1500V/µs
dI/dt	400A/µs

\* Higher dV/dt selections available




Fig. 1 Package outline





# **CURRENT RATINGS**

# $T_{\text{case}}$ = 60° C unless stated otherwise

Symbol	Parameter	Test Conditions	Max.	Units
Double Si	de Cooled			
I <sub>T(AV)</sub>	Mean on-state current	Half wave resistive load	3550	А
I <sub>T(RMS)</sub>	RMS value	-	5576	А
I <sub>T</sub>	Continuous (direct) on-state current	-	5240	Α

# **SURGE RATINGS**

Symbol	Parameter	Test Conditions	Max.	Units
I <sub>TSM</sub>	Surge (non-repetitive) on-state current	10ms half sine, T <sub>case</sub> = 125° C	49	kA
l <sup>2</sup> t	I <sup>2</sup> t for fusing	$V_R = 0$	12.0	MA <sup>2</sup> s

# THERMAL AND MECHANICAL RATINGS

Symbol	Parameter	Test Conditions		Min.	Max.	Units
R <sub>th(j-c)</sub>	Thermal resistance – junction to case	Double side cooled	DC	-	0.00631	° C/W
		Single side cooled	Anode DC	-	0.01115	° C/W
			Cathode DC	-	0.01453	° C/W
R <sub>th(c-h)</sub>	Thermal resistance – case to heatsink	Clamping force 76kN Double side		-	0.0014	° C/W
		(with mounting compound)	Single side	-	0.0028	° C/W
T <sub>vj</sub>	Virtual junction temperature	On-state (conducting)		-	135	°C
		Reverse (blocking)		-	125	°C
T <sub>stg</sub>	Storage temperature range			-55	125	°C
Fm	Clamping force			68.0	84.0	kN





# **DYNAMIC CHARACTERISTICS**

Symbol	Parameter	Test Conditio	Test Conditions		Max.	Units
I <sub>RRM</sub> /I <sub>DRM</sub>	Peak reverse and off-state current	At V <sub>RRM</sub> /V <sub>DRM</sub> , T <sub>case</sub> = 125° C		-	300	mA
dV/dt	Max. linear rate of rise of off-state voltage	To 67% V <sub>DRM</sub> , T <sub>j</sub> = 125° C, ga	ate open	-	1500	V/µs
dl/dt	Rate of rise of on-state current	From 67% V <sub>DRM</sub> to 2x I <sub>T(AV)</sub>	Repetitive 50Hz	-	200	A/µs
		Gate source 30V, 10Ω,	Non-repetitive	-	400	A/µs
		$t_r < 0.5 \mu s, T_j = 125^{\circ} C$				
$V_{T(TO)}$	Threshold voltage – Low level	500A to 1700A at T <sub>case</sub> = 125	5° C	-	0.86	V
	Threshold voltage – High level	1700A to 5000A at T <sub>case</sub> = 12	25° C	-	0.98	V
r <sub>T</sub>	On-state slope resistance – Low level	500A to 1700A at T <sub>case</sub> = 125° C		-	0.2533	mΩ
	On-state slope resistance – High level	1700A to 5000A at T <sub>case</sub> = 125° C		-	0.1886	mΩ
t <sub>gd</sub>	Delay time	$V_D = 67\% V_{DRM}$ , gate source 30V, $10\Omega$		TBD	TBD	μs
		$t_r = 0.5 \mu s$ , $T_j = 25^{\circ} C$				
tq	Turn-off time	$T_j = 125^{\circ} \text{ C}, \ V_R = 200 \text{ V}, \ dI/dt = 1 \text{ A}/\mu\text{s},$		400	750	μs
		dV <sub>DR</sub> /dt = 20V/μs linear				
Qs	Stored charge	$I_T = 2000A$ , $T_j = 125^{\circ}$ C, $dI/dt - 1A/\mu s$ ,		2200	5500	μC
IL	Latching current	$T_j = 25^{\circ} \text{ C}, \ V_D = 5 \text{ V}$		TBD	TBD	mA
lн	Holding current	$T_j = 25^{\circ} \text{ C}, \ R_{G-K} = \infty, \ I_{TM} = 50^{\circ}$	0A, I <sub>T</sub> = 5A	TBD	TBD	mA



## **GATE TRIGGER CHARACTERISTICS AND RATINGS**

Symbol	Parameter	Test Conditions	Max.	Units
$V_{GT}$	Gate trigger voltage	V <sub>DRM</sub> = 5V, T <sub>case</sub> = 25° C	1.5	V
$V_{GD}$	Gate non-trigger voltage	At V <sub>DRM</sub> , T <sub>case</sub> = 125° C	TBD	V
I <sub>GT</sub>	Gate trigger current	V <sub>DRM</sub> = 5V, T <sub>case</sub> = 25° C	250	mA
I <sub>GD</sub>	Gate non-trigger current	V <sub>DRM</sub> = 5V, T <sub>case</sub> = 25° C	TBD	mA

# **CURVES**




Fig.2 Maximum & minimum on-state characteristics

 $V_{\text{TM}}$  EQUATION

 $V_{TM} = A + Bln (I_T) + C.I_T + D.\sqrt{I_T}$ 

Where A = 0.722818

B = - 0.002455

C = 0.000096

D = 0.010486






Fig.3 On-state power dissipation – sine wave




Fig.4 Maximum permissible case temperature, double side cooled – sine wave




Fig.5 Maximum permissible heatsink temperature, double side cooled – sine wave






Fig.6 On-state power dissipation - rectangular wave











Fig.8 Maximum permissible heatsink temperature, double side cooled – rectangular wave



		1	2	3	4
Double side cooled	R <sub>i</sub> (° C/kW)	0.8816	1.2993	2.8048	1.3305
	T <sub>i</sub> (s)	0.0106818	0.058404	0.3584979	1.1285
Anode side cooled	R <sub>i</sub> (° C/kW)	1.5197	3.2398	5.7622	0.6312
	T <sub>i</sub> (s)	0.0170581	0.2424644	6.013	15.364
Cathode side cooled	R <sub>i</sub> (° C/kW)	1.4106	2.4667	6.7451	3.9054
	T; (s)	0.0158344	0.1786951	3.6201	6.196

 $Z_{th} = \sum [R_i x (1-exp. (t/t_i))]$  [1]


 $\Delta R_{\text{th(j-c)}}$  Conduction

Tables show the increments of thermal resistance  $R_{\text{th}(j\text{-}c)}$  when the device operates at conduction angles other than d.c.

Double side cooling			Anode Side Cooling			Cooling
	$\Delta Z_{th}$	ΔZ <sub>th</sub> (z)			$\Delta Z_{t}$	<sub>th</sub> (z)
θ°	sine.	rect.		θ°	sine.	rect.
180	1.00	0.67		180	0.94	0.64
120	1.16	0.97		120	1.08	0.91
90	1.33	1.13		90	1.23	1.06
60	1.48	1.31		60	1.37	1.22
30	1.61	1.51		30	1.47	1.38
15	1.66	1.61		15	1.52	1 47

Sa	tnode Sided	node Sided Cooling				
	$\Delta Z_{th}(z)$					
θ°	sine.	rect.				
180	0.95	0.65				
120	1.09	0.92				
90	1.25	1.07				
60	1.38	1.23				
30	1.49	1.40				
15	1.54	1.49				

Fig.9 Maximum (limit) transient thermal impedance – junction to case (° C/kW)






Fig.10 Multi-cycle surge current

Fig.11 Single-cycle surge current



#### **PACKAGE DETAILS**

For further package information, please contact Customer Services. All dimensions in mm, unless stated otherwise. DO NOT SCALE.




Fig.15 Package outline





#### **POWER ASSEMBLY CAPABILITY**

The Power Assembly group was set up to provide a support service for those customers requiring more than the basic semiconductor, and has developed a flexible range of heatsink and clamping systems in line with advances in device voltages and current capability of our semiconductors.

We offer an extensive range of air and liquid cooled assemblies covering the full range of circuit designs in general use today. The Assembly group offers high quality engineering support dedicated to designing new units to satisfy the growing needs of our customers.

Using the latest CAD methods our team of design and applications engineers aim to provide the Power Assembly Complete Solution (PACs).

#### **HEATSINKS**

The Power Assembly group has its own proprietary range of extruded aluminium heatsinks which have been designed to optimise the performance of Dynex semiconductors. Data with respect to air natural, forced air and liquid cooling (with flow rates) is available on request.

For further information on device clamps, heatsinks and assemblies, please contact your nearest sales representative or Customer Services.

Stresses above those listed in this data sheet may cause permanent damage to the device. In extreme conditions, as with all semiconductors, this may include potentially hazardous rupture of the package. Appropriate safety precautions should always be followed.



http://www.dynexsemi.com

e-mail: power\_solutions@dynexsemi.com

HEADQUARTERS OPERATIONS DYNEX SEMICONDUCTOR LTD

Doddington Road, Lincoln Lincolnshire, LN6 3LF. United Kingdom.

Tel: +44(0)1522 500500 Fax: +44(0)1522 500550 **CUSTOMER SERVICE** 

Tel: +44(0)1522 502753 / 502901. Fax: +44(0)1522 500020

© Dynex Semiconductor 2003 TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRODUCED IN UNITED KINGDOM.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners