

OLED DISPLAY MODULE

Product Specification

CUSTOMER	Standard	
PRODUCT NUMBER	DD-12833BE-1A	
CUSTOMER APPROVAL		Date

INTERNAL APPROVALS		
Product Mgr	Doc. Control	Electr. Eng
Bruno Recaldini	Anthony Perkins	Andrea Pibiri
Date: 01 Feb. 06	Date: 01 Feb. 06	Date: 18 Jan 06

☐ **Approval for Specification only**

☐ **Approval for Specification and Sample**

Sample no.:

Date:

ISIR no.:

TABLE OF CONTENTS

1	MAIN FEATURES	4
2	MECHANICAL SPECIFICATION.....	5
2.1	MECHANICAL CHARACTERISTICS.....	5
2.2	MECHANICAL DRAWING.....	6
3	ELECTRICAL SPECIFICATION.....	7
3.1	ABSOLUTE MAXIMUM RATINGS	7
3.2	ELECTRICAL CHARACTERISTICS	7
3.3	INTERFACE PIN ASSIGNMENT.....	8
3.4	BLOCK DIAGRAM	10
3.5	TIMING CHARACTERISTICS	11
4	OPTICAL SPECIFICATION.....	18
4.1	OPTICAL CHARACTERISTICS.....	18
5	FUNCTIONAL SPECIFICATION	19
5.1	COMMANDS	19
5.2	POWERING SEQUENCES.....	19
5.3	INITIALIZATION	19
6	PACKAGING AND LABELLING SPECIFICATION.....	20
6.1	PACKAGING	20
6.2	LABELLING & MARKING	20
7	QUALITY ASSURANCE SPECIFICATION	21
7.1	CONFORMITY	21
7.2	DELIVERY ASSURANCE	21
7.3	DEALING WITH CUSTOMER COMPLAINTS	25
8	RELIABILITY SPECIFICATION	26
8.1	RELIABILITY TESTS	26
8.2	LIFE TIME.....	26
9	HANDLING PRECAUTIONS.....	27

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	2 / 27
------	--------

REVISION RECORD

Rev.	Date	Page	Chapt.	Comment	ECR no.
A	17 Jan 06			First issue	

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	3 / 27
------	--------

1 MAIN FEATURES

ITEM	CONTENTS
Display Format	128 x 33 dots
Colour	Blue Monochrome
Overall Dimensions	62.30 x 22.60 x 2.20 mm
Viewing Area	57.02 x 15.18 mm
Screen Size	2.23"
Mode	Passive Matrix
Duty ratio	1/33
Driver IC	STV8102
Operating temperature	-20~ 70°C
Storage temperature	-30~ 80°C

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	4 / 27
------	--------

2 MECHANICAL SPECIFICATION


2.1 MECHANICAL CHARACTERISTICS

ITEM	CHARACTERISTIC	UNIT
Display Format	128 x 33	dots
Overall Dimensions	62.30 x 22.60 x 2.20	mm
Viewing Area	57.02 x 15.18	mm
Active Area	55.02 x 13.18	mm
Dot Size	0.41 x 0.38	mm
Dot Pitch	0.43 x 0.40	mm
Weight	5.7	g
IC Controller/Driver	STV8102	

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	5 / 27
------	--------

2.2 MECHANICAL DRAWING



Notes:

1. Driver IC: STV8102
2. Die Size: 8730um x 1600um
3. COF Number: 8102UA
4. Interface: 8-bit 68XX/80XX Parallel, 4-wire SPI, 12C
5. General Tolerance: ±0.30
6. The total thickness (2.20 Max) is without polarizer protective film, remove tape & double side tape. The actual assembled total thickness with above materials should be 2.70 Max.

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	6 / 27
------	--------

3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

VSS = 0 V, Ta = 25 °C

Item	Symbol	Min	Max	Unit	Note
Power Supply Voltage	V _{DD_D}	-0.3	4.6	V	1, 2
OLED Power Supply	V _{PP}	-0.3	22	V	1, 2
Operating Temperature	T _{OP}	-20	70	°C	
Storage Temperature	T _{STG}	-30	80	°C	
Static Electricity	Be sure that you are grounded when handling displays.				

Note 1: All the above voltages are on the basis of "GND = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3.2. "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

3.2 ELECTRICAL CHARACTERISTICS

VSS = 0 V, Ta = 25 °C

Item	Symbol	Condition	Min	Typ	Max	Unit
Power Supply for Logic	V _{DD_D}	Ta = 25 °C	1.8	3.3	3.6	V
Input Voltage	V _{IL}	Ta = 25 °C	GND	-	0.3×V _{DD_D}	V
	V _{IH}	Ta = 25 °C	0.7×V _{DD_D}	-	V _{DD_D}	V
OLED Module Driving Voltage	V _{PP}	Ta = 25 °C	11	12	13	V
V _{DD} Current	I _{DD}	50% Display Area ON (1)		TBD	TBD	μA
		100% Display Area ON (1)		TBD	TBD	μA
V _{PP} Current	I _{PP}	50% Display Area ON (1)		TBD	TBD	mA
		100% Display Area ON (1)		TBD	TBD	mA
Sleep Mode Current for V _{DD}	I _{DD, SLEEP}		-	TBD	-	μA
Sleep Mode Current for V _{PP}	I _{PP, SLEEP}		-	TBD	-	μA

Note 1: V_{DD_D} = 3.3V, V_{PP} = 12V, Frame Rate = 66Hz, Bright Setting = 7Fh

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	7 / 27
------	--------

3.3 INTERFACE PIN ASSIGNMENT

No.	Symbol	I/O	Function															
1	VROW_OFF	I	Reference Voltage for Row Electrode Off-Mode. It can be supplied externally or be left open while the reference voltage is internally-generated. A tank capacitor should be connected to the VROW_OFF pin for external setting. When display is not active, the row output pins are pulled-up to the off-state voltage.															
2	VCOL_PRE	I	Reference Voltage for Column Electrode Pre-Charge Sequence. It can be supplied externally or be left open while the pre-charge voltage is internally generated. A tank capacitor should be connected to the VCOL_PRE pin for external setting															
3	VPP	I	Power Supply for OLED Panel. It can be supplied externally or generated internally by using internal DC/DC voltage converter.															
4	VDRIVE	O	Control Signal for Output Voltage Generator This output pin drives the gate of external power NMOS.															
5	VHIGH	I	High Voltage Step-up Circuit. This pin is the feedback signal for voltage regulation loop. It is used to adjust the booster output voltage level (VPP). An internal NMOS transistor connected between pins VHIGH and VDRIVE allows VPP to rise until the voltage on pin VDRIVE (stemming from VPP) is high enough to switch the external NMOS transistor.															
6	VCAPA_HOLD	I	Pre-Charge Supply Filtering. This is the voltage supply pin. A capacitor should be connected between this pin and ground.															
7	EXT_CLOCK	I	External System Clock Source. When internal clock is enabled, this pin should be left floating. When internal clock is disabled, this pin receives display clock signal from external clock source.															
8	VSENSE	I	Feedback Signal. This pin is the feedback signal for voltage regulation loop. It is used to adjust the booster output voltage level (VPP). In case of VSENSE feedback disconnection the Driver is switched off.															
9	GND_SENSE	I	Ground of Current Detection. This pin is the feedback signal for current sense. It is used for current detection for step-up circuitry.															
10	GND_COL	I	Ground of Column Driver. This is the low level reference voltage for column electrode. It must be connected to external source on ground level or closed to ground.															
11	TEST_MODE	I	Test Mode Select. This is a reserved pin for IC testing. It must be connected to ground for normal status.															
12	GND_D	I	Ground of Logic Circuit. This is the ground pin. It also acts as the reference for the logic pins. It must be connected to external ground.															
13	VDD_D	I	Power Supply for Logic Circuit. This is the voltage supply pin. It must be connected to external source.															
14	SEL0	I	Communicating Protocol Select <table><tr><td></td><td>68XX-parallel</td><td>80XX-parallel</td><td>Serial</td><td>I2C</td></tr><tr><td>SEL0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>SEL1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>		68XX-parallel	80XX-parallel	Serial	I2C	SEL0	0	1	1	0	SEL1	1	1	0	0
	68XX-parallel	80XX-parallel		Serial	I2C													
SEL0	0	1		1	0													
SEL1	1	1	0	0														
15	SEL1	I																
16	HSYNC	O	Horizontal Synchronization Triggering Signal. This pin will send out a signal that could be used to identify the driver status. It should be left open individually.															
17	RST	I	Power Reset for Controller and Driver. This pin is reset signal input. When the pin is low, initialization of the chip is executed.															

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	8 / 27
------	--------


No.	Symbol	I/O	Function
18~25	D0~D7	I/O	Host Data Input/Output Bus. These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D3/D2 will be the serial data input/output (SDIN/SDOUT) and D4 will be the serial clock input (SCLK). When I2C mode is selected, D5 will be the clock signal (SCL) and D6 will be the I2C data input (SDA). Refer to the configuration of I2C interface.
26	E	I	Read/Write Enable or Read. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS0 is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS0 is pulled low.
27	R/W	I	Read/Write Select or Write. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Read mode will be carried out when this pin is pulled high and write mode when low. When 80XX interface mode is selected, this pin will be the Write (WR) input. Data write operation is initiated when this pin is pulled low and the chip is selected.
28	SD/C	I	Data/Command Control. When the pin is pulled high, the data at D7~D0 is treated as display data. When the pin is pulled low, the data at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
29	CS0	I	Chip Select. The chip is enabled for MCU communication only when CS0 is pulled low.
30	VDDBG	I	Power Supply for Low Voltage Reference. This is the voltage supply pin. It must be connected to external source.

3.5 TIMING CHARACTERISTICS


3.5.1 68XX-Series MPU Parallel Interface Timing Characteristics

Characteristics		Symbol	Min	Typ	Max	Unit
System Cycle Time		Te_cycle	300	-	-	ns
Write Low Pulse Width Read Low Pulse Width		Te_low	60 120	-	-	ns
Select High Pulse Width		Te_high	60	-	-	ns
Rise Time Fall Time		Te_rise Te_fall	-	-	15 15	ns
Write Data Setup Time Write Data Hold Time		Twrs Twrh	TBD	50 50	-	ns
Read Setup to E Rising Edge Read Hold fm E Falling Edge	CL=100pF	Trds Trdh	TBD	50 50	-	ns
Data Address Setup Time Data Address Hold Time		Tdatas Tdatah	25 25	-	-	ns
Data Output from E Rising Edge		Tedatout	-	20	TBD	ns
Data Hiz from E Falling Edge		Tedathiz	-	-	TBD	ns
Data Hiz from CS0 Rising Edge		Tcs0dathiz	-	-	TBD	ns
SD/C Setup Time SD/C Hold Time		Tsdc Tsdch	TBD	60 60	-	ns
Chip Select Setup Time Chip Select Hold Time	Write	Tcs0s Tcs0h	TBD	120 60	-	ns
Chip Select Setup Time Chip Select Hold Time	Read	Tcs0s Tcs0h	120 60	-	-	ns

* All the timing should be based on 30% and 70% of V_{DD}-GND.




Timing diagram for Write mode




Timing diagram for Read mode (register only)

3.5.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Characteristics		Symbol	Min	Typ	Max	Unit
Write Low Pulse Width		Twr_low	60	-	-	ns
Read Low Pulse Width		Trd_low	120	-	-	ns
Rise Time		Twr_rise Trd_rise	-	-	15 15	ns
Fall Time		Twr_fall Trd_fall	-	-	15 15	ns
Data Address Setup Time		Tdatas	25	-	-	ns
Data Address Hold Time		Tdatah	25	-	-	ns
Data Output from RD Rising Edge	CL=100pF	Trddatout	-	20	TBD	ns
Data Hiz from RD Falling Edge	CL=100pF	Trddathiz	-	-	TBD	ns
Data Hiz from CS0 Rising Edge		Tcs0dathiz	-	-	TBD	ns
SD/C Setup Time		Tsdcs	TBD	60	-	ns
SD/C Hold Time		Tsdch	TBD	60	-	ns
Chip Select Setup Time	(Read)	Tcs0s	TBD	120	-	ns
Chip Select Hold Time		Tcs0h	TBD	60	-	ns
Chip Select Setup Time	(Write)	Tcs0s	120	-	-	ns
Chip Select Setup Time		Tcs0h	60	-	-	ns





Timing Diagram for Write Mode





Timing Diagram for Read Mode

3.5.3 Serial Interface Timing Characteristics

Description		Symbol	Min	Typ	Max	Unit
Serial Clock Cycle Time		$T_{\text{sclk_cycle}}$	250	-	-	ns
Write/Read Low Pulse Width		$T_{\text{sclk_low}}$	100	-	-	ns
Select High Pulse Width		$T_{\text{sclk_high}}$	100	-	-	ns
Rise Time Fall Time		$T_{\text{sclk_rise}}$	-	-	15	ns
		$T_{\text{sclk_fall}}$			15	
Data Output Time after SCLK Falling Edge		$T_{\text{sclk_datout}}$	TBD	50	-	ns
Data Output Hiz State Time after SCLK Falling Edge		$T_{\text{sclk_dathiz}}$	TBD	50	-	ns
Data Output Time after CS0 Falling Edge		$T_{\text{cs0_datout}}$	TBD	50	-	ns
Data Output Hiz State Time after CS0 Rising Edge		$T_{\text{cs0_dathiz}}$	TBD	50	-	ns
SDIN Setup Time		T_{sdins}	100	-	-	ns
SDIN Hold Time		T_{sdinh}	100			
SD/C Setup Time		T_{sdcs}	150	-	-	ns
SD/C Hold Time		T_{sdch}	150			
Chip Select Setup Time	(Write)	T_{cs0s}	150	-	-	ns
Chip Select Hold Time		T_{cs0h}	150			
Chip Select Setup before SCLK Rising Edge	(Read)	T_{cs0s}	0	-	-	ns



Timing Diagram for Write Mode



Timing diagram for Read mode (register only)



Product No.	DD-12833BE-1A	REV. A
		REV.

Page	16 / 27
------	---------

3.5.4 I²C Interface Timing Characteristics

Description	Symbol	Min	Typ	Max	Unit
Serial Clock Cycle Time	T _{scl_cycle}	2.5	-	-	μs
Write/Read Low Pulse Width	T _{scl_low}	100	-	-	ns
Select High Pulse Width	T _{scl_high}	100	-	-	ns
Rise Time	T _{scl_rise}	-	-	15	ns
Fall Time	T _{scl_fall}	-	-	15	ns
Data Setup Time	T _{datas}	100	-	-	ns
Data Hold Time	T _{datah}	100	-	-	ns
Chip Select Setup Time	T _{cs0s}	120	-	-	ns
Chip Select Hold Time	T _{cs0h}	120	-	-	ns



MASTER (data_out for transmitter)



SLAVE (data_out for receiver)

Timing Diagram for Write Mode (Register)



MASTER (data_out for transmitter)



SLAVE (data_out for receiver)

Timing Diagram for Write Mode (RAM)

MASTER (data_out for transmitter)



SLAVE (data_out for receiver)

Timing Diagram for Read Mode (Register Only)

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	17 / 27
------	---------

4 OPTICAL SPECIFICATION

4.1 OPTICAL CHARACTERISTICS

Ta = 25 °C

Item	Symbol	Condition	Min	Typ	Max	Unit	Note
Brightness	L _{BR}	With Polarizer	60	80	-	cd/m ²	Note1
C.I.E. (Blue)	(x) (y)	Without Polarizer	0.12	0.16	0.20		Note1
			0.22	0.26	0.30		
			0.12	0.16	0.20		Note1
			0.22	0.26	0.30		
Contrast Ratio	CR	Ta = 25 °C, dark room	-	>1:100	-	-	Note1
Viewing Angle			>160	-	-	degree	Note1

Note1: Optical measurement taken at 1/33 duty, 66Hz Frame Rate, 7Fh Bright Setting.

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	18 / 27
------	---------

5 FUNCTIONAL SPECIFICATION

5.1 COMMANDS


Refer to the Technical Manual for the STV8102

5.2 POWERING SEQUENCES

To protect the OLED panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. Such that panel has enough time to charge up or discharge before/after operation.


Power up Sequence:

1. Power up V_{DD_D}
2. Send Display off command
3. Clear Screen
4. Power up V_{PP}
5. Delay 100ms (when V_{DD_D} is stable)
6. Send Display on command



Power down Sequence:

1. Send Display off command
2. Power down V_{PP}
3. Delay 100ms (when V_{PP} reaches 0 and panel is completely discharges)
4. Power down V_{DD_D}



5.3 INITIALIZATION

5.3.1 Hardware Reset

The default configuration after a hardware reset is the following:

- All the control registers are cleared: Display Off, DC/DC Step-up Off, Internal Oscillator Off, Scanning Off.
- The RAM contents are unchanged: after on Power On RAM contents are defined.

The hardware reset must be applied during the whole power-up sequence long, until the supplies reach the minimum value.

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	19 / 27
------	---------

7 QUALITY ASSURANCE SPECIFICATION

7.1 CONFORMITY

The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 DELIVERY ASSURANCE


7.2.1 Delivery inspection standards

- MIL-STD-105E, general inspection level II, single sampling level;
- IPC-AA610 rev. C, class 2 electronic assemblies standard

The quality assurance levels are shown below:


Class	AQL (%)
Critical defect	0.5%
Major defect	1.0%
Minor defect	1.5%
TOTAL	2.0%

7.2.2 Zone definition








7.2.3 Visual inspection






- Inspect under 30W fluorescent lamp leaving 50 cm between the module and the lamp and 30 cm between the module and the eye (measuring position).
- Appearance is inspected at the best contrast voltage (best contrast is adjusted considering clearness and crosstalk on screen).
- Inspect the module at 45° right and left, top and bottom.
- Use the optimum viewing angle during the contrast inspection.



Product No.	DD-12833BE-1A	REV. A
		REV.

Page	21 / 27
------	---------

Class	Item	Criteria										
Minor	Segment deformation	1b. Pin hole on dot matrix display  <table><tr><th colspan="2">Acceptable quantity</th></tr><tr><th>Size</th><th></th></tr><tr><td>a,b<0.1</td><td>Any number</td></tr><tr><td>(a+b)/2≤0.1</td><td>Any number</td></tr><tr><td>0.5<Ø<1.0</td><td>3</td></tr></table> Total acceptable quantity: 7	Acceptable quantity		Size		a,b<0.1	Any number	(a+b)/2≤0.1	Any number	0.5<Ø<1.0	3
		Acceptable quantity										
		Size										
a,b<0.1	Any number											
(a+b)/2≤0.1	Any number											
0.5<Ø<1.0	3											
2. Segments / dots with different width  <table><tr><th colspan="2">Acceptable</th></tr><tr><td>a≥b</td><td>a/b≤4/3</td></tr><tr><td>a<b</td><td>a/b>4/3</td></tr></table>	Acceptable		a≥b	a/b≤4/3	a<b	a/b>4/3						
Acceptable												
a≥b	a/b≤4/3											
a<b	a/b>4/3											
3. Alignment layer defect Ø = (a+b)/2  <table><tr><th colspan="2">Acceptable quantity</th></tr><tr><th>Size</th><th></th></tr><tr><td>Ø≤0.4</td><td>Any number</td></tr><tr><td>0.4<Ø≤1.0</td><td>5</td></tr><tr><td>1.0<Ø≤1.5</td><td>3</td></tr><tr><td>1.5<Ø≤2.0</td><td>2</td></tr></table> Total acceptable quantity: 7	Acceptable quantity		Size		Ø≤0.4	Any number	0.4<Ø≤1.0	5	1.0<Ø≤1.5	3	1.5<Ø≤2.0	2
Acceptable quantity												
Size												
Ø≤0.4	Any number											
0.4<Ø≤1.0	5											
1.0<Ø≤1.5	3											
1.5<Ø≤2.0	2											
Minor	Panel Chipping	$X \leq 1/6$ Panel length $Y \leq 1$ $Z \leq T$ 										
Minor	Panel Cracking	Cracks not allowed 										
Minor	Copper exposed (pin or film)	Not allowed if visible by eye inspection										
Minor	Film or Trace Damage	Not allowed if affects electrical function										

Class	Item	Criteria															
Minor	Contact Lead Twist	Not allowed															
Minor	Contact Lead Broken	Not allowed															
Minor	Contact Lead Bent	Not allowed if bent lead causes short circuit															
		Not allowed if bent lead extends horizontally more than 50% of its width															
Minor	Colour uniformity	Level of sample for approval set as limit sample															
Major		No unmelted solder paste should be present on PCB															
Critical		Cold solder joints, missing solder connections, or oxidation are not allowed															
Minor		No residue or solder balls on PCB are allowed															
Critical		Short circuits on components are not allowed															
Minor	Tray particles	<table><tr><td></td><td>Size</td><td>Quantity</td></tr><tr><td rowspan="2">On tray</td><td>Ø<0.2</td><td>Any number</td></tr><tr><td>Ø>0.25</td><td>4</td></tr><tr><td rowspan="2">On display</td><td>Ø≥0.25</td><td>2</td></tr><tr><td>L = 3</td><td>1</td></tr></table>				Size	Quantity	On tray	Ø<0.2	Any number	Ø>0.25	4	On display	Ø≥0.25	2	L = 3	1
	Size	Quantity															
On tray	Ø<0.2	Any number															
	Ø>0.25	4															
On display	Ø≥0.25	2															
	L = 3	1															

7.3 DEALING WITH CUSTOMER COMPLAINTS

7.3.1 Non-conforming analysis

Purchaser should supply Densitron with detailed data of non-conforming sample.

After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

7.3.2 Handling of non-conforming displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	25 / 27
------	---------

8 RELIABILITY SPECIFICATION

8.1 RELIABILITY TESTS

Test Item	Test Condition	Evaluation and assessment
High Temperature Operation	85°C, 500 hrs	No abnormalities in function* and appearance Brightness > ½ initial value
Low Temperature Operation	-30°C, 500 hrs	
High Temperature Storage	90°C, 500 hrs	
Low Temperature Storage	-40°C, 500 hrs	
High Temperature & High Humidity Storage	60°C, 90% RH, 500 hrs	
Thermal Shock Storage	-40°C ⇔ 85°C, 100 cycles 30 mins dwell	

- The brightness should be greater than 50% of the initial brightness.
- The samples used for above tests do not include polarizer.
- No moisture condensation is observed during tests.

8.1.1 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5 °C; 55±15% RH

8.2 LIFE TIME

Item	Description
1	Function, performance, appearance, etc. shall be free from remarkable deterioration within 15,000 hours under ordinary operating and storage conditions of room temperature (25±10 °C), normal humidity (45±20% RH), and in area not exposed to direct sunlight.
2	End of lifetime is specified as 50% of initial brightness.

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	26 / 27
------	---------

9 HANDLING PRECAUTIONS

Safety

If the panel breaks, be careful not to get the organic substance in your mouth or in your eyes.
If the organic substance touches your skin or clothes, wash it off immediately using soap and plenty of water.

Mounting and Design

Place a transparent plate (e.g. acrylic, polycarbonate or glass) on the display surface to protect the display from external pressure. Leave a small gap between the transparent plate and the display surface.

Design the system so that no input signal is given unless the power supply voltage is applied.

Caution during OLED cleaning

Lightly wipe the display surface with a soft cloth soaked with Isopropyl alcohol, Ethyl alcohol or Trichlorotrifluoroethane.

Do not wipe the display surface with dry or hard materials that will damage the polariser surface.
Do not use aromatic solvents (toluene and xylene), or ketonic solvents (ketone and acetone).

Caution against static charge

As the display uses C-MOS LSI drivers, connect any unused input terminal to V_{DD} or V_{SS} . Do not input any signals before power is turned on.

Also, ground your body, work/assembly table and assembly equipment to protect against static electricity.

Packaging

Displays use OLED elements, and must be treated as such. Avoid strong shock and drop from a height.

To prevent displays from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.

Caution during operation

It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.

Other Precautions

When a display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.

Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored.

Also, there will be no problem in the reliability of the module.

Storage

Store the display in a dark place where the temperature is $25^{\circ}\text{C} \pm 10^{\circ}\text{C}$ and the humidity below 50%RH.

Store the display in a clean environment, free from dust, organic solvents and corrosive gases.
Do not crash, shake or jolt the display (including accessories).

Product No.	DD-12833BE-1A	REV. A
		REV.

Page	27 / 27
------	---------