



CY62137CV25/30/33 MoBL[®] CY62137CV MoBL[®]

Features

- Very high speed: 55 ns and 70 ns
- Voltage range:
 - CY62137CV25: 2.2V–2.7V

 - CY62137CV: 2.7V-3.6V
- Pin-compatible with the CY62137V
- Ultra-low active power
 - Typical active current: 1.5 mA @ f = 1 MHz
 - Typical active current: 5.5 mA @ f = f_{max} (70-ns speed)
- Low and ultra-low standby power
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Packages offered in a 48-ball FBGA

Functional Description^[1]


The CY62137CV25/30/33 and CY62137CV are high-performance CMOS static RAMs organized as 128K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery

2M (128K x 16) Static RAM

LifeTM (MoBL®) in portable applications such as cellular telephones. The devices also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on the</u> address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O_0 to I/O_7 . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O_8 to I/O_{15} . See the truth table at the back of this data sheet for a complete description of read and write modes.




Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin Configuration^[2, 3]



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential –0.5V to $V_{\mbox{CCMAX}}$ + 0.5V
DC Voltage Applied to Outputs in High-Z State $^{[4]}$ 0.5V to V_{CC} + 0.3V
DC Input Voltage ^[4] 0.5V to V _{CC} + 0.3V
Output Current into Outputs (LOW)20 mA
Due duet Deutfelie

Static Discharge Voltage..... > 2001V (per MIL-STD-883, Method 3015) Latch-up Current > 200 mA

Operating Range

Device	Range	Ambient Temperature T _A	V _{cc}
CY62137CV25	Industrial	-40°C to +85°C	2.2V to 2.7V
CY62137CV30			2.7V to 3.3V
CY62137CV33			3.0V to 3.6V
CY62137CV			2.7V to 3.6V

Product Portfolio

							Powe	er Dissip	pation	
					0	perating	g, I _{CC} (m/	A)		
	v	_{CC} Range (\	/)	Speed	f = 1 MHz f = f _{max}		Stan	dby, I _{SB2} (μΑ)		
Product	V _{CC(min.)}	V _{CC(typ.)} ^[5]	V _{CC(max.)}		Typ. ^[5]	Max.	Typ. ^[5]	Max.	Typ. ^[5]	Max.
CY62137CV25LL	2.2	2.5	2.7	55	1.5	3	7	15	2	10
				70	1.5	3	5.5	12		
CY62137CV30LL	2.7	3.0	3.3	55	1.5	3	7	15	2	10
				70	1.5	3	5.5	12		
CY62137CV33LL	3.0	3.3	3.6	55	1.5	3	7	15	5	15
				70	1.5	3	5.5	12		
CY62137CVLL	2.7V	3.3	3.6	70	1.5	3	5.5	12	5	15
CY62137CVSL	2.7V	3.3	3.6	70	1.5	3	5.5	12	1	5

Notes:

2.

NC pins are not connected to the die. E3 (DNU) can be left as NC or V_{SS} to ensure proper application. $V_{IL(min.)} = -2.0V$ for pulse durations less than 20 ns. 3.

4.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C. 5.



Electrical Characteristics Over the Operating Range

				CY6	2137CV2	25-55	CY6	2137CV2	25-70	
Parameter	Description	Test Con	ditions	Min.	Typ. ^[5]	Max.	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	$V_{CC} = 2.2V$	2.0			2.0			V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	$V_{CC} = 2.2V$			0.4			0.4	V
V _{IH}	Input HIGH Voltage			1.8		V _{CC} + 0.3V	1.8		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage			-0.3		0.6	-0.3		0.6	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-1		+1	-1		+1	μA
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$	Output Disabled	-1		+1	-1		+1	μA
I _{CC}	V _{CC} Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 2.7V$		7	15		5.5	12	mA
	Current	f = 1 MHz	I _{OUT} = 0 mA CMOS Levels		1.5	3		1.5	3	
I _{SB1}	Automatic CE Power-down Current— CMOS Inputs	$CE \ge V_{CC} - 0.2V$ $/_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V,$ $= f_{max} (Address and Data Only),$ = 0 (OE, WE, BHE, and BLE)			2	10		2	10	μA
I _{SB2}	Automatic CE Power-down Current— CMOS Inputs	$\label{eq:CE} \begin{split} & \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ & \text{f} = 0, \ \text{V}_{\text{CC}} = 2.7\text{V} \end{split}$	or V _{IN} <u>≤</u> 0.2V,							

				CY6	2137CV3	30-55	CY6	2137CV3	30-70	
Parameter	Description	Test Con	ditions	Min.	Typ. ^[5]	Max.	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	$V_{CC} = 2.7V$	2.4			2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	$V_{CC} = 2.7V$			0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.2		V _{CC} + 0.3V	2.2		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1		+1	-1		+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC},$	Output Disabled	-1		+1	-1		+1	μA
I _{CC}	V _{CC} Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.3V$		7	15		5.5	12	mA
	Current	f = 1 MHz	I _{OUT} = 0 mA CMOS Levels		1.5	3		1.5	3	
I _{SB1}	Automatic CE Power-down Current— CMOS Inputs		and Data Only),		2	10		2	10	μΑ
I _{SB2}	Automatic CE Power-down Current— CMOS Inputs	$\label{eq:CE} \begin{split} \overline{\text{CE}} &\geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{f} &= 0, \ \text{V}_{\text{CC}} &= 3.3\text{V} \end{split}$	or V _{IN} <u>≤</u> 0.2V,							

Electrical Characteristics Over the Operating Range

					CY62137CV33-55		CY62137CV33-70 CY62137CV-70			
Parameter	Description	Test Con	ditions	Min.	Typ. ^[5]	Max.	Min.	Typ . ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	$V_{CC} = 3.0V$	2.4			2.4			V
			$V_{CC} = 2.7V$				2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	$V_{CC} = 3.0V$			0.4			0.4	V
			$V_{CC} = 2.7V$						0.4	V



Electrical Characteristics Over the Operating Range (continued)

				CY62	137CV	33-55	CY62137CV33-70 CY62137CV-70			
Parameter	Description	Test Conditi	ons	Min.	Typ. ^[5]	Max.	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage			2.2		V _{CC} + 0.3V	2.2		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_{I} \leq V_{CC}$		-1		+1	-1		+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}, Out abled$	utput Dis-	-1		+1	-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$ V	_{CC} = 3.6V		7	15		5.5	12	mA
			_{UT} = 0 mA MOS evels		1.5	3		1.5	3	
I _{SB1}	Automatic CE Power-down Current —CMOS Inputs		Data Only),		5	15		5	15	μA
I _{SB2}	Automatic CE Power-down Current —CMOS	$\frac{\text{CE}}{\text{V}_{\text{CC}}} = \frac{\text{V}_{\text{CC}}}{\text{V}_{\text{IN}}} = \frac{\text{V}_{\text{CC}}}{\text{V}_{\text{CC}}} = 0.2 \text{V} \text{ or}$	V _{IN} ≤ SL		5	15		5	15	
	Inputs	$0.2V, f = 0, V_{CC} = 3.6V$	""- SL					1	5	


Capacitance^[6]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

Thermal Resistance

Parameter	Description	Test Conditions	BGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient) ^[6]	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case) ^[6]		16	°C/W

AC Test Loads and Waveforms



Parameters	2.5V	3.0V	3.3V	Unit
R1	16600	1105	1216	Ω
R2	15400	1550	1374	Ω
R _{TH}	8000	645	645	Ω
V _{TH}	1.20	1.75	1.75	V

Note:


6. Tested initially and after any design or process changes that may affect these parameters.



Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	Typ. ^[5]	Max.	Unit
V _{DR}	V _{CC} for Data Retention			1.5		V_{ccmax}	V
ICCDR	Data Retention Current	V _{CC} = 1.5V	LL		1	6	
		$\frac{V_{CC}}{CE} = 1.5V$ $\overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	SL			4	μA
t _{CDR} ^[6]	Chip Deselect to Data Retention Time			0			ns
t _R [7]	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform^[8]



Switching Characteristics Over the Operating Range^[9]

		55	ns	70	ns	
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle	!					
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	10		10		ns
t _{ACE}	CE LOW to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		35	ns
t _{LZOE}	OE LOW to Low-Z ^[10]	5		5		ns
t _{HZOE}	OE HIGH to High-Z ^[10, 12]		20		25	ns
t _{LZCE}	CE LOW to Low-Z ^[10]	10		10		ns
t _{HZCE}	CE HIGH to High-Z ^[10, 12]		20		25	ns
t _{PU}	CE LOW to Power-up	0		0		ns
t _{PD}	CE HIGH to Power-down		55		70	ns
t _{DBE}	BHE/BLE LOW to Data Valid		55		70	ns
t _{LZBE} ^[11]	BHE/BLE LOW to Low-Z ^[10]	5		5		ns
t _{HZBE}	BHE/BLE HIGH to High-Z ^[10, 12]		20		25	ns
Write Cycle ^[13]		ı	4	1		
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	CE LOW to Write End	45		60		ns

Notes:

7.

 $\frac{Full-device}{Full-device} AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} > 100 \ \mu s or stable at V_{CC(min.)} > 100 \ \mu s. \\ \hline BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE. \\ \hline Test conditions assume signal transition time of 5 ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal transition time of 5 ns or less. \\ \hline Test conditions assume signal$ 8.

9. specified I_{OL}/I_{OH} and 30-pF load capacitance.

10. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for

11

12.


At any given temperature and voltage containent, H_{2CE} is loss than H_{2CE} , H_{2EE} is loss than H_{2CE} , H_{2CE} is loss than H_{2CE} , H_{2CE} , H13. the write.




Switching Characteristics Over the Operating Range^[9] (continued)

		55 ns		70 ns		
Parameter	Description	Min	Max	Min	Max	Unit
t _{AW}	Address Set-up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start			0		ns
t _{PWE}	WE Pulse Width	40		45		ns
t _{BW}	BHE/BLE Pulse Width	50		60		ns
t _{SD}	Data Set-up to Write End	25		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High-Z ^[10, 12]		20		25	ns
t _{LZWE}	WE HIGH to Low-Z ^[10]	10		10		ns

Switching Waveforms



Read Cycle No. 2 (OE Controlled)^[15, 16]



Notes:


14. <u>Device is continuously selected.</u> \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , $\overline{BLE} = V_{IL}$.

WE is HIGH for read cycle.
 Address valid prior to or coincident with CE, BHE, BLE transition LOW.



Switching Waveforms (continued)






Notes:


- 17. Data I/O is high-impedance if OE = V_{IH}.
 18. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 19. During this period, the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)




Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)^[18]





Typical DC and AC Parameters

(Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25^{\circ}C$)





Truth Table


CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})
Х	Х	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	L	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High-Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O -I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Write	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Voltage Range (V)	Package Name	Package Type	Operating Range
70	CY62137CV25LL-70BAI	2.2–2.7	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	Industrial
	CY62137CV25LL-70BVI	2.2–2.7	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62137CV30LL-70BAI	2.7–3.3	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62137CV30LL-70BVI	2.7–3.3	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62137CV33LL-70BAI	3.0–3.6	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62137CV33LL-70BVI	3.0–3.6	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62137CVLL-70BAI	2.7–3.6	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62137CVLL-70BVI	2.7–3.6	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62137CVSL-70BAI	2.7–3.6	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62137CVSL-70BVI	2.7–3.6	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
55	CY62137CV25LL-55BAI	2.2–2.7	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62137CV25LL-55BVI	2.2–2.7	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62137CV30LL-55BAI	2.7–3.3	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62137CV30LL-55BVI	2.7–3.3	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62137CV33LL-55BAI	3.0–3.6	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62137CV33LL-55BVI	3.0–3.6	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	



Package Diagrams




48-ball (7.00 mm x 7.00 mm x 1.2 mm) FBGA BA48A



51-85096-*E



Package Diagrams (continued)



MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.

Page 12 of 13

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



Document History Page

	Document Title: CY62137CV25/30/33 MoBL [®] and CY62137CV MoBL [®] 2M (128K x 16) Static RAM Document Number: 38-05201					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	112393	02/19/02	GAV	New Data Sheet (advance information)		
*A	114015	04/25/02	JUI	Added BV package diagram Changed from Advance Information to Preliminary		
*В	117064	07/12/02	MGN	Changed from Preliminary to Final		
*C	118122	09/10/02	MGN	Added new part number: CY62137CV with wider voltage (2.7V – 3.6V). Added new SL power bin for new part number. For $T_{AA} = 55$ ns, improved t_{PWE} min. from 45 ns to 40 ns. For $T_{AA} = 70$ ns, improved t_{PWE} min. from 50 ns to 45 ns. For $T_{AA} = 70$ ns, improved t_{LZWE} min. from 5 ns to 10 ns.		
*D	118761	09/23/02	MGN	Improved Typ. I _{CC} spec to 7 mA (for 55 ns) and 5.5 mA (for 70 ns). Improved Max I _{CC} spec to 15 mA (for 55 ns) and 12 mA (for 70 ns). For T _{AA} = 55 ns, improved t _{LZWE} min. from 5 ns to 10 ns. Changed upper spec. for Supply Voltage to Ground Potential to V _{CCMAX} + 0.5V. Changed upper spec. for DC Voltage Applied to Outputs in High-Z State and DC Input Voltage to V _{CC} + 0.3V.		