

# 114 dB, 192 kHz 6-Channel D/A Converter

### **Features**

- ♦ Advanced Multi-bit Delta Sigma Architecture
- ♦ 24-bit Conversion
- Automatic Detection of Sample Rates up to 192
   kHz
- ♦ 114 dB Dynamic Range
- ♦ Direct Stream Digital Mode
  - Non-Decimating Volume Control
  - On-Chip 50 kHz Filter
  - Matched PCM and DSD Analog Output Levels
- Compatible with Industry-Standard Time Division Multiplexed (TDM) Serial Interface
- ♦ Selectable Digital Filters
- Volume Control with 1/2-dB Step Size and Soft Ramp
- ♦ Low Clock Jitter Sensitivity
- ♦ +5 V Analog Supply, +2.5 V Digital Supply
- Separate 1.8 to 5 V Logic Supplies for the Control & Serial Ports

## **Description**


The CS4365 is a complete 6-channel digital-to-analog system. This D/A system includes digital de-emphasis, half-dB step size volume control, ATAPI channel mixing, selectable fast and slow digital interpolation filters followed by an oversampled, multi-bit delta sigma modulator which includes mismatch shaping technology that eliminates distortion due to capacitor mismatch. Following this stage is a multi-element switched capacitor stage and low-pass filter with differential analog outputs.

The CS4365 also has a proprietary DSD processor which allows for volume control and 50 kHz on-chip filtering without an intermediate decimation stage. It also offers an optional path for direct DSD conversion by directly using the multi-element switched capacitor array.

The CS4365 accepts PCM data at sample rates from 4 kHz to 216 kHz, DSD audio data, and delivers excellent sound quality. These features are ideal for multichannel audio systems including SACD players, A/V receivers, digital TV's, mixing consoles, effects processors, sound cards and automotive audio systems.

#### ORDERING INFORMATION

See page 45.







# TABLE OF CONTENTS

1. PIN DESCRIPTION2. CHARACTERISTICS AND SPECIFICATIONS	6
3. APPLICATIONS	
3.1 Master Clock	
3.2 Mode Select	
3.3 Digital Interface Formats	
3.3.1 OLM #1	
3.3.2 OLM #2	
3.3.3 TDM	
3.4 Oversampling Modes	
3.5 Interpolation Filter	
3.6 De-Emphasis	
3.7 ATAPI Specification	
3.8 Direct Stream Digital (DSD) Mode	
3.9 Grounding and Power Supply Arrangements	
3.9.1 Capacitor Placement	
3.10 Analog Output and Filtering	
3.11 The MUTEC Outputs	
3.12 Recommended Power-Up Sequence	
3.12.1 Hardware Mode	
3.12.2 Software Mode	
3.13 Recommended Procedure for Switching Operational Modes	
3.14 Control Port Interface	
3.14.1 MAP Auto Increment	
3.14.2 I <sup>2</sup> C Mode	
3.14.2.1 I <sup>2</sup> C Write	
3.14.2.2 I <sup>2</sup> C Read	32
3.14.3 SPI™ Mode	33
3.14.3.1 SPI Write	33
3.15 Memory Address Pointer (MAP)	
4. REGISTER QUICK REFERENCE	
5. REGISTER DESCRIPTION	35
5.1 Chip Revision (address 01h)	
5.1.1 Part Number ID (part) [Read Only]	35
5.2 Mode Control 1 (address 02h)	35
5.2.1 Control Port Enable (CPEN)	35
5.2.2 Freeze Controls (Freeze)	35
5.2.3 PCM/DSD Selection (DSD/PCM)	36
5.2.4 DAC Pair Disable (DACx_DIS)	
5.2.5 Power Down (PDN)	36
5.3 PCM Control (address 03h)	
5.3.1 Digital Interface Format (dif)	
5.3.2 Functional Mode (FM)	
5.4 DSD Control (address 04h)	37
5.4.1 DSD Mode Digital Interface Format (DSD_dif)	
5.4.2 Direct DSD Conversion (DIR_DSD)	
5.4.3 Static DSD Detect (static_DSD)	
5.4.4 Invalid DSD Detect (invalid_DSD)	
5.4.5 DSD Phase Modulation Mode Select (DSD_PM_mode)	
5.4.6 DSD Phase Modulation Mode Enable (DSD_pm_EN)	
5.5 Filter Control (address 05h)	
5.5.1 Interpolation Filter Select (FILT_SEL)	30
· · ···	



5.6 Invert Control (address 06h)	39
5.6.1 Invert Signal Polarity (Inv_xx)	39
5.7 Group Control (address 07h)	39
5.7.1 Mute Pin Control (MUTEC1, MUTEC0)	39
5.7.2 Channel A Volume = Channel B Volume (Px_A=B)	40
5.7.3 Single Volume Control (Snglvol)	40
5.8 Ramp and Mute (address 08h)	
5.8.1 Soft Ramp AND Zero Cross CONTROL (SZC)	
5.8.2 Soft Volume Ramp-Up after Error (RMP_UP)	
5.8.3 Soft Ramp-Down before Filter Mode Change (RMP_DN)	41
5.8.4 PCM Auto-Mute (PAMUTE)	
5.8.5 DSD Auto-Mute (DAMUTE)	
5.8.6 MUTE Polarity and DETECT (MUTEP1:0)	
5.9 Mute Control (address 09h)	
5.9.1 Mute (MUTE_xx)	
5.10 Mixing Control (address OAh, ODh, 10h, 13h)	
5.10.1 De-Emphasis Control (PX_DEM1:0)	
5.11 ATAPI Channel Mixing and Muting (ATAPI)	
5.12 Volume Control (address OBh, OCh, OEh, OFh, 11h, 12h)	
5.12.1 Digital Volume Control (xx_VOL7:0)	
5.13 PCM Clock Mode (address 16h)	
5.13.1 Master Clock DIVIDE by 2 ENABLE (mclkdiv)	
6. PARAMETER DEFINITIONS	
7. REFERENCES	
8. ORDERING INFORMATION	
9. PACKAGE DIMENSIONS	
10. APPENDIX	48



# **LIST OF FIGURES**

Figure 1. Serial Audio Interface Timing	
Figure 2. TDM Serial Audio Interface Timing	14
Figure 3. Direct Stream Digital - Serial Audio Input Timing	
Figure 4. Direct Stream Digital - Serial Audio Input Timing for Phase Modulation mode	15
Figure 5. Control Port Timing - I <sup>2</sup> C Format	
Figure 6. Control Port Timing - SPI Format	
Figure 7. Typical Connection Diagram, Software Mode	
Figure 8. Typical Connection Diagram, Hardware Mode	
Figure 9. Format 0 - Left-Justified up to 24-bit Data	
Figure 10. Format 1 - I <sup>2</sup> S up to 24-bit Data	
Figure 11. Format 2 - Right-Justified 16-bit Data	
Figure 12. Format 3 - Right-Justified 24-bit Data	
Figure 13. Format 4 - Right-Justified 20-bit Data	
Figure 14. Format 5 - Right-Justified 18-bit Data	
Figure 15. Format 8 - One Line Mode 1	
Figure 16. Format 9 - One Line Mode 2	
Figure 17. Format 12 - TDM Mode	
Figure 18. De-Emphasis Curve	
Figure 19. ATAPI Block Diagram (x = channel pair 1, 2, or 3)	
Figure 20. DSD phase modulation mode diagram	
Figure 21. Full-Scale Output	
Figure 22. Recommended Output Filter	
Figure 23. Recommended Mute Circuitry	
Figure 24. Control Port Timing, I <sup>2</sup> C Mode	
Figure 25. Control Port Timing, PC Mode	
Figure 26. Single-Speed (fast) Stopband Rejection	
Figure 27. Single-Speed (fast) Transition Band	
Figure 28. Single-Speed (fast) Transition Band (detail)	
Figure 29. Single-Speed (fast) Passband Ripple	
Figure 30. Single-Speed (slow) Stopband Rejection	
Figure 31. Single-Speed (slow) Transition Band	40
Figure 32. Single-Speed (slow) Transition Band (detail)	
Figure 33. Single-Speed (slow) Passband Ripple	
Figure 35. Double-Speed (fast) Transition Band	
Figure 36. Double-Speed (fast) Transition Band (detail)	
Figure 37. Double-Speed (fast) Passband Ripple	
	50
Figure 39. Double-Speed (slow) Transition Band	
Figure 40. Double-Speed (slow) Transition Band (detail)	
Figure 41. Double-Speed (slow) Passband Ripple	
Figure 42. Quad-Speed (fast) Stopband Rejection	
Figure 43. Quad-Speed (fast) Transition Band	
Figure 44. Quad-Speed (fast) Transition Band (detail)	
Figure 45. Quad-Speed (fast) Passband Ripple	
Figure 46. Quad-Speed (slow) Stopband Rejection	
Figure 47. Quad-Speed (slow) Transition Band	
Figure 48. Quad-Speed (slow) Transition Band (detail)	
Figure 49 Quad-Speed (slow) Passhand Ripple	51




# LIST OF TABLES

Table 1. Single-Speed Mode Standard Frequencies	20
Table 2. Double-Speed Mode Standard Frequencies	
Table 3. Quad-Speed Mode Standard Frequencies	20
Table 4. PCM Digital Interface Format, Hardware Mode Options	21
Table 5. Mode Selection, Hardware Mode Options	21
Table 6. Direct Stream Digital (DSD), Hardware Mode Options	21
Table 7. Digital Interface Formats - PCM Mode	37
Table 8. Digital Interface Formats - DSD Mode	37
Table 9. ATAPI Decode	43
Table 10. Example Digital Volume Settings	44
Table 11. Revision History	52



# 1. PIN DESCRIPTION



Pin Name	#	Pin Description
VD	4	<b>Digital Power</b> ( <i>Input</i> ) - Positive power supply for the digital section. Refer to the Recommended Operating Conditions for appropriate voltages.
GND	5 31	Ground (Input) - Ground reference. Should be connected to analog ground.
MCLK	6	<b>Master Clock</b> ( <i>Input</i> ) - Clock source for the delta-sigma modulator and digital filters. Table 5 illustrates several standard audio sample rates and the required master clock frequencies.
LRCK	7	<b>Left Right Clock</b> ( <i>Input</i> ) - Determines which channel, Left or Right, is currently active on the serial audio data line. The frequency of the left/right clock must be at the audio sample rate, Fs.
SDIN1	8	Serial Data Input (Input) - Input for two's complement serial audio data.
SDIN2	11	
SDIN3	13	
SCLK	9	Serial Clock (Input) - Serial clocks for the serial audio interface.
TST	14	Test - These pins need to be tied to analog ground.
	44	
	45	
RST	19	Reset ( <i>Input</i> ) - The device enters a low power mode and all internal registers are reset to their default settings when low.
VA	32	<b>Analog Power</b> ( <i>Input</i> ) - Positive power supply for the analog section. Refer to the Recommended Operating Conditions for appropriate voltages.
VLS	43	<b>Serial Audio Interface Power</b> ( <i>Input</i> ) - Determines the required signal level for the serial audio interface. Refer to the Recommended Operating Conditions for appropriate voltages.
VLC	18	<b>Control Port Power</b> ( <i>Input</i> ) - Determines the required signal level for the control port and hardware mode configuration pins. Refer to the Recommended Operating Conditions for appropriate voltages.



Pin Name	#	Pin Description
VQ	21	<b>Quiescent Voltage</b> ( <i>Output</i> ) - Filter connection for internal quiescent voltage. VQ must be capacitively coupled to analog ground, as shown in the Typical Connection Diagram. The nominal voltage level is specified in the Analog Characteristics and Specifications section. VQ presents an appreciable source impedance and any current drawn from this pin will alter device performance. However, VQ can be used to bias the analog circuitry assuming there is no AC signal component and the DC current is less then the maximum specified in the Analog Characteristics and Specifications section.
FILT+	20	<b>Positive Voltage Reference</b> ( <i>Output</i> ) - Positive reference voltage for the internal sampling circuits. Requires the capacitive decoupling to analog ground as shown in the Typical Connection Diagram.
AOUTA1 +,- AOUTB1 +,- AOUTA2 +,- AOUTB2 +,- AOUTA3 +,- AOUTB3 +,-		<b>Differential Analog Output</b> ( <i>Output</i> ) - The full scale differential analog output level is specified in the Analog Characteristics specification table.
MUTEC1 MUTEC2 MUTEC3 MUTEC4 MUTEC5 MUTEC6	41 26 25 24 23 22	<b>Mute Control</b> ( <i>Output</i> ) - The Mute Control pins go high during power-up initialization, reset, muting, power-down or if the master clock to left/right clock frequency ratio is incorrect. These pins are intended to be used as a control for external mute circuits on the line outputs to prevent the clicks and pops that can occur in any single supply system. Use of Mute Control is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops.
Hardware Mode De	finitions	
M0 M1 M2 M3 M4	17 16 15 12 10	<b>Mode Selection</b> ( <i>Input</i> ) - Determines the operational mode of the device as detailed in Tables 6 and 7.
Software Mode Defi		
SCL/CCLK	15	Serial Control Port Clock (Input) - Serial clock for the serial control port. Requires an
		external pull-up resistor to the logic interface voltage in I <sup>2</sup> C mode as shown in the Typical Connection Diagram.
SDA/CDIN	16	<b>Serial Control Port Data</b> ( <i>Input/Output</i> ) - SDA is a data I/O line in I <sup>2</sup> C mode and is open drain, requiring an external pull-up resistor to the logic interface voltage, as shown in the Typical Connection Diagram; CDIN is the input data line for the control port interface in SPI mode.
AD0/CS	17	Address Bit 0 ( $I^2C$ ) / Control Port Chip Select (SPI) ( $Input$ ) - AD0 is a chip address pin in $I^2C$ mode; $\overline{CS}$ is the chip select signal for SPI mode.
TST	10. 12	Test - These pins need to be tied to analog ground.
DSD Definitions	- ,	,
DSDA1	3	Direct Stream Digital Input (Input) - Input for Direct Stream Digital serial audio data.
DSDB1	2	
DSDA2	1	
DSDB2	48	
DSDA3	47	
DSDB3	46	
DSD_SCLK	42	<b>DSD Serial Clock</b> (Input) - Serial clock for the Direct Stream Digital serial audio interface.



# 2. CHARACTERISTICS AND SPECIFICATIONS

All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltage and  $T_A = 25$ °C.

## SPECIFIED OPERATING CONDITIONS

(GND = 0 V; all voltages with respect to ground.)

Para	Symbol	Min	Тур	Max	Units	
DC Power Supply Analog power		VA	4.75	5.0	5.25	V
Digital internal power		VD	2.37	2.5	2.63	V
Serial data port interface power		VLS	1.71	5.0	5.25	V
Control port interface power		VLC	1.71	5.0	5.25	V
Specified Temperature Range -CQZ		T <sub>A</sub>	-10	-	+70	°C
	-EQZ	,,	-40	-	+105	°C

Absolute Maximum Ratings

(GND = 0 V; all voltages with respect to ground.)

	Symbol	Min	Max	Units	
DC Power Supply Analog power		VA	-0.3	6.0	V
Digital internal power		VD	-0.3	3.2	V
Serial data port interface power		VLS	-0.3	6.0	V
Control port interface power		VLC	-0.3	6.0	V
Input Current	Any Pin Except Supplies	l <sub>in</sub>	-	±10	mA
Digital Input Voltage	Serial data port interface	V <sub>IND-S</sub>	-0.3	VLS+ 0.4	V
Control port interface		$V_{IND-C}$	-0.3	VLC+ 0.4	V
Ambient Operating Temperature (power applied)		T <sub>op</sub>	-55	125	°C
Storage Temperature		T <sub>stg</sub>	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.



# **DAC ANALOG CHARACTERISTICS**

Full-Scale Output Sine Wave, 997 Hz (Note 1); Fs = 48/96/192 kHz; Test load R<sub>L</sub> = 3 k $\Omega$ , C<sub>L</sub> = 100 pF; Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified.

Parameters		Symbol	Min	Тур	Max	Unit
CS4365-CQZ Dynamic Performance - A	All PCM mod	es and D	SD			•
Specified Temperature Range		$T_A$	-10	-	70	°C
Dynamic Range 24-bit	A-weighted		108	114	-	dB
	unweighted		105	111	-	dB
16-bit	A-weighted		-	97	-	dB
(Note 2)	unweighted		-	94	-	dB
Total Harmonic Distortion + Noise		THD+N				
24-bit	0 dB		-	-100	-94	dB
	-20 dB		-	-91	-	dB
	-60 dB		-	-51	-45	dB
(Note 2) 16-bit	0 dB		-	-94	-	dB
	-20 dB		-	-74	-	dB
	-60 dB		-	-34	-	dB
Idle Channel Noise / Signal-to-noise ratio			-	114	-	dB
CS4365-EQZ Dynamic Performance - A	VII PCM mode	es and D	SD			
Specified Temperature Range		$T_A$	-40	-	105	°C
Dynamic Range (Note 1) 24-bit	A-weighted		105	114	-	dB
	unweighted		102	111	-	dB
16-bit	A-weighted		-	97	-	dB
(Note 2)	unweighted		-	94	-	dB
Total Harmonic Distortion + Noise	(Note 1)	THD+N				
24-bit	0 dB		-	-100	-91	dB
	-20 dB		-	-91	-	dB
	-60 dB		-	-51	-42	dB
(Note 2) 16-bit	0 dB		-	-94	-	dB
	-20 dB		-	-74	-	dB
	-60 dB		-	-34	-	dB
Idle Channel Noise / Signal-to-noise ratio			-	114	-	dB

### Notes:

- 1. One-half LSB of triangular PDF dither is added to data.
- 2. Performance limited by 16-bit quantization noise.



# **DAC ANALOG CHARACTERISTICS - ALL MODES (CONTINUED)**

Paramet	ters	Symbol	Min	Тур	Max	Units
Interchannel Isolation (1 kHz)			-	110	-	dB
DC Accuracy						
Interchannel Gain Mismatch			-	0.1	-	dB
Gain Drift			-	100	-	ppm/°C
Analog Output						
Full Scale Differential-	PCM, DSD processor	V <sub>FS</sub>	132%•V <sub>A</sub>	134%•V <sub>A</sub>	136%•V <sub>A</sub>	Vpp
Output Voltage	Direct DSD mode		94%•V <sub>A</sub>	96%•V <sub>A</sub>	98%•V <sub>A</sub>	Vpp
Output Impedance	(Note 3)	Z <sub>OUT</sub>	-	130	-	Ω
Max DC Current draw from an A	AOUT pin	I <sub>OUTmax</sub>	-	1.0	-	mA
Min AC-Load Resistance		R <sub>L</sub>	-	3	-	kΩ
Max Load Capacitance		C <sub>L</sub>	-	100	-	pF
Quiescent Voltage		$V_{Q}$	-	50% V <sub>A</sub>	-	VDC
Max Current draw from V <sub>Q</sub>		I <sub>QMAX</sub>	-	10	-	μΑ

## **POWER AND THERMAL CHARACTERISTICS**

Р	Symbol	Min	Тур	Max	Units	
Power Supplies						
Power Supply Current	normal operation, VA= 5 V	I <sub>A</sub>	-	56	61	mA
(Note 4)	VD= 2.5 V		-	20	26	mA
	(Note 5) Interface current, VLC=5 V		-	2	-	μΑ
	VLS=5 V		-	84	-	μΑ
(Note 6) power-down state (all supplies)			-	200	-	μΑ
Power Dissipation (Note 4	) VA = 5 V, VD = 2.5 V					
	normal operation		-	332	372	mW
(Note 6) power-down			-	1	-	mW
Package Thermal Resistance		$\theta_{JA}$	-	48	-	°C/Watt
		$\theta_{\sf JC}$	-	15	-	°C/Watt
Power Supply Rejection Ratio (Note 7) (1 kHz)		PSRR	-	60	-	dB
	(60 Hz)		-	40	-	dB

#### Notes:

- 3.  $V_{FS}$  is tested under load  $R_L$  and includes attenuation due to  $Z_{OUT}$
- 4. Current consumption increases with increasing FS within a given speed mode and is signal dependant. Max values are based on highest FS and highest MCLK.
- 5. I<sub>I C</sub> measured with no external loading on the SDA pin.
- 6. Power down mode is defined as  $\overline{RST}$  pin = Low with all clock and data lines held static.
- 7. Valid with the recommended capacitor values on FILT+ and VQ as shown in Figures 7 and 8.



# **COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE**

The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. (See note 12.)

		Fast Roll-Off			
Parameter		Min	Тур	Max	Unit
Combined Digital and On-chip Analog File	de - 48 kHz				
Passband (Note 9)	to -0.01 dB corner	0	-	.454	Fs
	to -3 dB corner	0	-	.499	Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01	dB
StopBand		0.547	-	-	Fs
StopBand Attenuation	(Note 10)	102	-	-	dB
Group Delay		-	10.4/Fs	-	S
De-emphasis Error (Note 11)	Fs = 32  kHz	-	-	±0.23	dB
(Relative to 1 kHz)	Fs = 44.1  kHz	-	-	±0.14	dB
	Fs = 48  kHz	-	-	±0.09	dB
Combined Digital and On-chip Analog File	ter Response - Doub	le-Speed Mo	ode - 96 kHz		
Passband (Note 9)	to -0.01 dB corner	0	-	.430	Fs
	to -3 dB corner	0	-	.499	Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01	dB
StopBand		.583	-	-	Fs
StopBand Attenuation	(Note 10)	80	-	-	dB
Group Delay		-	6.15/Fs	-	S
Combined Digital and On-chip Analog File	ter Response - Quad	-Speed Mod	le - 192 kHz		
Passband (Note 9)	to -0.01 dB corner	0	-	.105	Fs
	to -3 dB corner	0	-	.490	Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01	dB
StopBand		.635	-		Fs
StopBand Attenuation	(Note 10)	90	-		dB
Group Delay		-	7.1/Fs	-	S

#### Notes:

- 8. Slow Roll-off interpolation filter is only available in software mode.
- 9. Response is clock dependent and will scale with Fs.
- 10. For Single-Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs. For Double-Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs. For Quad-Speed Mode, the Measurement Bandwidth is from stopband to 1.34 Fs.
- 11. De-emphasis is available only in Single-Speed Mode; Only 44.1 kHz De-emphasis is available in hardware mode.
- 12. Amplitude vs. Frequency plots of this data are available starting on page 47.



# **COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE**

(CONTINED)

	Slow	Slow Roll-Off (Note 8)			
Parameter		Min	Тур	Max	Unit
Single-Speed Mode - 48 kHz					
Passband (Note 9)	to -0.01 dB corner	0	-	0.417	Fs
	to -3 dB corner	0	-	0.499	Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01	dB
StopBand		.583	-	-	Fs
StopBand Attenuation	(Note 10)	64	-	-	dB
Group Delay		-	7.8/Fs	-	S
De-emphasis Error (Note 11)	Fs = 32 kHz	-	-	±0.36	dB
(Relative to 1 kHz)	Fs = 44.1 kHz	-	-	±0.21	dB
	Fs = 48 kHz	-	-	±0.14	dB
Double-Speed Mode - 96 kHz					
Passband (Note 9)	to -0.01 dB corner	0	-	.296	Fs
	to -3 dB corner	0	-	.499	Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01	dB
StopBand		.792	-	-	Fs
StopBand Attenuation	(Note 10)	70	-	-	dB
Group Delay		-	5.4/Fs	-	S
Quad-Speed Mode - 192 kHz					
Passband (Note 9)	to -0.01 dB corner	0	-	.104	Fs
	to -3 dB corner	0	-	.481	Fs
Frequency Response	10 Hz to 20 kHz	-0.01	-	+0.01	dB
StopBand		.868	-	-	Fs
StopBand Attenuation	(Note 10)	75	-	-	dB
Group Delay		-	6.6/Fs	-	S

# **DSD COMBINED DIGITAL & ON-CHIP ANALOG FILTER RESPONSE**

Parameter		Min	Тур	Max	Unit
DSD Processor mode					
Passband (Note 9)	to -3 dB corner	0	-	50	kHz
Frequency Response	10 Hz to 20 kHz	-0.05	-	+0.05	dB
Roll-off		27	-	-	dB/Oct
Direct DSD mode	<u>.</u>				•
Passband (Note 9)	to -0.1 dB corner	0	-	26.9	kHz
	to -3 dB corner	0	-	176.4	kHz
Frequency Response 10 Hz to 20 kHz		-0.1	-	0	dB



# **DIGITAL CHARACTERISTICS**

Parameters		Symbol	Min	Тур	Max	Units
Input Leakage Current	(Note 13)	I <sub>in</sub>	-	-	±10	μΑ
Input Capacitance			-	8	-	pF
High-Level Input Voltage	Serial I/O	$V_{IH}$	70%	-	-	$V_{LS}$
	Control I/O	$V_{IH}$	70%	-	-	$V_{LC}$
Low-Level Input Voltage	Serial I/O	$V_{IL}$	-	-	30%	$V_{LS}$
	Control I/O	$V_{IL}$	-	-	30%	$V_{LC}$
High-Level Output Voltage (I <sub>OH</sub> = -1.2 mA)	Control I/O	V <sub>OH</sub>	80%	-	-	$V_{LC}$
Low-Level Output Voltage (I <sub>OL</sub> = 1.2 mA)	Control I/O	V <sub>OL</sub>	-	-	20%	$V_{LC}$
MUTEC auto detect input high voltage		$V_{IH}$	70%	-	-	VA
MUTEC auto detect input low voltage		$V_{IL}$	-	-	30%	VA
Maximum MUTEC Drive Current		I <sub>max</sub>	-	3	-	mA
MUTEC High-Level Output Voltage		V <sub>OH</sub>	-	VA	-	V
MUTEC Low-Level Output Voltage		$V_{OL}$	-	0	-	V

<sup>13.</sup> Any pin except supplies. Transient currents of up to ±100 mA on the input pins will not cause SCR latch-up



# **SWITCHING CHARACTERISTICS - PCM**

(Inputs: Logic 0 = GND, Logic 1 = VLS,  $C_L = 30 pF$ )

Parameters	Symbol	Min	Max	Units	
RST pin Low Pulse Width	(Note 14)		1	-	ms
MCLK Frequency			1.024	55.2	MHz
MCLK Duty Cycle	(Note 15)		45	55	%
Input Sample Rate - LRCK (Manual selection)	Single-Speed Mode Double-Speed Mode Quad-Speed Mode	F <sub>s</sub> F <sub>s</sub>	4 50 100	54 108 216	kHz kHz kHz
Input Sample Rate - LRCK (Auto detect)	Single-Speed Mode Double-Speed Mode	Fs Fs	4 84	54 108	kHz kHz
Quad-Speed Mode		Fs	170	216	kHz
LRCK Duty Cycle			45	55	%
SCLK Duty Cycle			45	55	%
SCLK High Time		t <sub>sckh</sub>	8	-	ns
SCLK Low Time		t <sub>sckl</sub>	8	-	ns
LRCK Edge to SCLK Rising Edge		t <sub>lcks</sub>	5	-	ns
SCLK Rising Edge to LRCK Falling Edge		t <sub>lckd</sub>	5	-	ns
SDIN Setup Time Before SCLK Rising Edge		t <sub>ds</sub>	3	-	ns
SDIN Hold Time After SCLK Rising Edge		t <sub>dh</sub>	5	-	ns

#### Notes:

- 14. After powering up,  $\overline{\text{RST}}$  should be held low until after the power supplies and clocks are settled.
- 15. See Tables 1 3 on page 20 for suggested MCLK frequencies.




Figure 1. Serial Audio Interface Timing




Figure 2. TDM Serial Audio Interface Timing



# **SWITCHING CHARACTERISTICS - DSD**

(Logic 0 = AGND = DGND; Logic 1 = VLS;  $C_L = 20 pF$ )

Parameter	Symbol	Min	Тур	Max	Unit
MCLK Duty Cycle		40	-	60	%
DSD_SCLK Pulse Width Low	t <sub>sclkl</sub>	160	-	-	ns
DSD_SCLK Pulse Width High	t <sub>sclkh</sub>	160	-	-	ns
DSD_SCLK Frequency (64x Oversampled)		1.024	-	3.2	MHz
(128x (	Oversampled)	2.048	-	6.4	MHz
DSD_A / _B valid to DSD_SCLK rising setup time	e t <sub>sdlrs</sub>	20	-	-	ns
DSD_SCLK rising to DSD_A or DSD_B hold time		20	-	-	ns
DSD clock to data transition (Phase Modulation	mode) t <sub>dpm</sub>	-20	-	20	ns




Figure 3. Direct Stream Digital - Serial Audio Input Timing




Figure 4. Direct Stream Digital - Serial Audio Input Timing for Phase Modulation mode



# SWITCHING CHARACTERISTICS - CONTROL PORT - I<sup>2</sup>C FORMAT

(Inputs: Logic 0 = GND, Logic 1 = VLC,  $C_L = 30 \text{ pF}$ )

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f <sub>scl</sub>	-	100	kHz
RST Rising Edge to Start	t <sub>irs</sub>	500	-	ns
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling (Note 16)	t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of SCL and SDA	t <sub>rc</sub> , t <sub>rc</sub>	-	1	μs
Fall Time SCL and SDA	t <sub>fc</sub> , t <sub>fc</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs
Acknowledge Delay from SCL Falling	t <sub>ack</sub>	300	1000	ns

### Notes:

16. Data must be held for sufficient time to bridge the transition time,  $t_{fc}$ , of SCL.




Figure 5. Control Port Timing - I<sup>2</sup>C Format



# SWITCHING CHARACTERISTICS - CONTROL PORT - SPI™ FORMAT

(Inputs: Logic 0 = GND, Logic 1 = VLC,  $C_L = 30 pF$ )

Parameter	Symbol	Min	Max	Unit
CCLK Clock Frequency	f <sub>sclk</sub>	-	6	MHz
RST Rising Edge to CS Falling	t <sub>srs</sub>	500	-	ns
CCLK Edge to CS Falling (Note 17)	t <sub>spi</sub>	500	-	ns
CS High Time Between Transmissions	t <sub>csh</sub>	1.0	-	μs
CS Falling to CCLK Edge	t <sub>css</sub>	20	-	ns
CCLK Low Time	t <sub>scl</sub>	66	-	ns
CCLK High Time	t <sub>sch</sub>	66	-	ns
CDIN to CCLK Rising Setup Time	t <sub>dsu</sub>	40	-	ns
CCLK Rising to DATA Hold Time (Note 18)	t <sub>dh</sub>	15	-	ns
Rise Time of CCLK and CDIN (Note 19)	t <sub>r2</sub>	-	100	ns
Fall Time of CCLK and CDIN (Note 19)	t <sub>f2</sub>	-	100	ns

#### Notes:

- 17.  $t_{spi}$  only needed before first falling edge of  $\overline{CS}$  after  $\overline{RST}$  rising edge.  $t_{spi}$  = 0 at all other times.
- 18. Data must be held for sufficient time to bridge the transition time of CCLK.
- 19. For F<sub>SCK</sub> < 1 MHz.




Figure 6. Control Port Timing - SPI Format




Figure 7. Typical Connection Diagram, Software Mode




Figure 8. Typical Connection Diagram, Hardware Mode



### 3. APPLICATIONS

The CS4365 serially accepts twos complement formatted PCM data at standard audio sample rates including 48, 44.1 and 32 kHz in SSM, 96, 88.2 and 64 kHz in DSM, and 192, 176.4 and 128 kHz in QSM. Audio data is input via the serial data input pins (SDINx). The Left/Right Clock (LRCK) determines which channel is currently being input on SDINx, and the Serial Clock (SCLK) clocks audio data into the input data buffer.

The CS4365 can be configured in hardware mode by the M0, M1, M2, M3 and M4 pins and in software mode through I<sup>2</sup>C or SPI.

### 3.1 Master Clock

MCLK/LRCK must be an integer ratio as shown in Tables 1 - 3. The LRCK frequency is equal to Fs, the frequency at which words for each channel are input to the device. The MCLK-to-LRCK frequency ratio and speed mode is detected automatically during the initialization sequence by counting the number of MCLK transitions during a single LRCK period and by detecting the absolute speed of MCLK. Internal dividers are then set to generate the proper internal clocks. Tables 1 - 3 illustrate several standard audio sample rates and the required MCLK and LRCK frequencies. Please note there is no required phase relationship, but MCLK, LRCK and SCLK must be synchronous.

Sample Rate		MCLK (MHz)					
(kHz)	256x	384x	512x	768x	1024x	1152x	
32	8.1920	12.2880	16.3840	24.5760	32.7680	36.8640	
44.1	11.2896	16.9344	22.5792	33.8688	45.1584		
48	12.2880	18.4320	24.5760	36.8640	49.1520		

**Table 1. Single-Speed Mode Standard Frequencies** 

Sample Rate			MCLK (MHz)		
(kHz)	128x	192x	256x	384x	512x
64	8.1920	12.2880	16.3840	24.5760	32.7680
88.2	11.2896	16.9344	22.5792	33.8688	45.1584
96	12.2880	18.4320	24.5760	36.8640	49.1520

Table 2. Double-Speed Mode Standard Frequencies

Sample Rate	MCLK (MHz)				
(kHz)	64x	96x	128x	192x	256x
176.4	11.2896	16.9344	22.5792	33.8688	45.1584
192	12.2880	18.4320	24.5760	36.8640	49.1520

**Table 3. Quad-Speed Mode Standard Frequencies** 

= Denotes clock ratio and sample rate combinations which are NOT supported under auto speed-mode detection. Please see "Switching Characteristics - PCM" on page 14.



### 3.2 Mode Select

In hardware mode operation is determined by the Mode Select pins. The state of these pins are continually scanned for any changes. These pins require connection to supply or ground as outlined in figure 8. For M0, M1, M2 supply is VLC and for M3 and M4 supply is VLS. Tables 4 - 6 show the decode of these pins.

In software mode the operational mode and data format are set in the FM and DIF registers. "Parameter Definitions" on page 45.

M1 (DIF1)	M0 (DIF0)	DESCRIPTION	FORMAT	FIGURE
0	0	Left Justified, up to 24-bit data	0	9
0	1	I <sup>2</sup> S, up to 24-bit data	1	10
1	0	Right Justified, 16-bit Data	2	11
1	1	Right Justified, 24-bit Data	3	12

**Table 4. PCM Digital Interface Format, Hardware Mode Options** 

M4	М3	M2 (DEM)	DESCRIPTION
0	0	0	Single-Speed without De-Emphasis (4 to 50 kHz sample rates)
0	0	1	Single-Speed with 44.1 kHz De-Emphasis; see Figure 18
0	1	0	Double-Speed (50 to 100 kHz sample rates)
0	1	1	Quad-Speed (100 to 200 kHz sample rates)
1	0	0	Auto Speed-Mode Detect (32 kHz to 200 kHz sample rates)
1	0	1	Auto Speed-Mode Detect with 44.1 kHz De-Emphasis; see Figure 18
1	1	Х	DSD Processor Mode (see Table 6 for details)

**Table 5. Mode Selection, Hardware Mode Options** 

M2	M1	MO	DESCRIPTION
0	0	0	64x oversampled DSD data with a 4x MCLK to DSD data rate
0	0	1	64x oversampled DSD data with a 6x MCLK to DSD data rate
0	1	0	64x oversampled DSD data with a 8x MCLK to DSD data rate
0	1	1	64x oversampled DSD data with a 12x MCLK to DSD data rate
1	0	0	128x oversampled DSD data with a 2x MCLK to DSD data rate
1	0	1	128x oversampled DSD data with a 3x MCLK to DSD data rate
1	1	0	128x oversampled DSD data with a 4x MCLK to DSD data rate
1	1	1	128x oversampled DSD data with a 6x MCLK to DSD data rate

Table 6. Direct Stream Digital (DSD), Hardware Mode Options



## 3.3 Digital Interface Formats

The serial port operates as a slave and supports the I<sup>2</sup>S, Left-Justified, Right-Justified, One-Line Mode (OLM) and TDM digital interface formats with varying bit depths from 16 to 32 as shown in Figures 9-17. Data is clocked into the DAC on the rising edge. OLM and TDM configurations are only supported in software mode.




Figure 10. Format 1 - I<sup>2</sup>S up to 24-bit Data




Figure 11. Format 2 - Right-Justified 16-bit Data




Figure 12. Format 3 - Right-Justified 24-bit Data




Figure 13. Format 4 - Right-Justified 20-bit Data




Figure 14. Format 5 - Right-Justified 18-bit Data

#### 3.3.1 OLM #1

OLM #1 serial audio interface format operates in single, double, or quad-speed mode and will slave to SCLK at 128 Fs. Six channels of MSB first 20-bit PCM data are input on SDIN1.




Figure 15. Format 8 - One Line Mode 1



#### 3.3.2 OLM #2

OLM #2 serial audio interface format operates in single, double, or quad-speed mode and will slave to SCLK at 256 Fs. Six channels of MSB first 24-bit PCM data are input on SDIN1.




Figure 16. Format 9 - One Line Mode 2

#### 3.3.3 TDM

The TDM serial audio interface format operates in single, double, or quad-speed mode and will slave to SCLK at 256 Fs. Data is received most significant bit first on the first SCLK after an LRCK transition and is valid on the rising edge of SCLK. LRCK identifies the start of a new frame and is equal to the sample rate, Fs. LRCK is sampled as valid on the rising SCLK edge preceding the most significant bit of the first data sample and must be held valid for one SCLK period. Each time slot is 32 bits wide, with the valid data sample left justified within the time slot with the remaining bits being zero padded.




Figure 17. Format 12 - TDM Mode

## 3.4 Oversampling Modes

The CS4365 operates in one of three oversampling modes based on the input sample rate. Mode selection is determined by the M4, M3 and M2 pins in hardware mode or the FM bits in software mode. Single-Speed mode supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-Speed mode supports input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-speed mode supports input sample rates up to 200 kHz and uses an oversampling ratio of 32x.

The auto-speed mode detect feature allows for the automatic selection of speed mode based off of the incoming sample rate. This allows the CS4365 to accept a wide range of sample rates with no external intervention necessary. The auto-speed mode detect feature is available in both hardware and software mode.

### 3.5 Interpolation Filter

To accommodate the increasingly complex requirements of digital audio systems, the CS4365 incorporates selectable interpolation filters for each mode of operation. A "fast" and a "slow" roll-off filter is available in



each of Single, Double, and Quad-Speed modes. These filters have been designed to accommodate a variety of musical tastes and styles. The FILT\_SEL bit is used to select which filter is used (see the "Parameter Definitions" on page 45 for more details).

When in hardware mode, only the "fast" roll-off filter is available.

Filter specifications can be found in Section 2, and filter response plots can be found in Figures 26 to 49.

### 3.6 De-Emphasis

The CS4365 includes on-chip digital de-emphasis filters. The de-emphasis feature is included to accommodate older audio recordings that utilize pre-emphasis equalization as a means of noise reduction. Figure 18 shows the de-emphasis curve. The frequency response of the de-emphasis curve will scale proportionally with changes in sample rate, Fs if the input sample rate does not match the coefficient which has been selected.

In software mode the required de-emphasis filter coefficients for 32 kHz, 44.1 kHz, or 48 kHz are selected via the de-emphasis control bits.

In hardware mode only the 44.1 kHz coefficient is available (enabled through the M2 pin). If the input sample rate is not 44.1 kHz and de-emphasis has been selected then the corner frequencies of the de-emphasis filter will be scaled by a factor of the actual Fs over 44,100.




Figure 18. De-Emphasis Curve



### 3.7 ATAPI Specification

The CS4365 implements the channel mixing functions of the ATAPI CD-ROM specification. The ATAPI functions are applied per A-B pair. Refer to Table 9 on page 42 and Figure 19 for additional information.




Figure 19. ATAPI Block Diagram (x = channel pair 1, 2, or 3)

### 3.8 Direct Stream Digital (DSD) Mode

In software mode the DSD/PCM bits (Reg. 02h) are used to configure the device for DSD mode. The DSD\_DIF bits (Reg 04h) then control the expected DSD rate and MCLK ratio.

The DIR\_DSD bit (Reg 04h) selects between two proprietary methods for DSD to analog conversion. The first method uses a decimation free DSD processing technique which allows for features such as matched PCM level output, DSD volume control, and 50kHz on chip filter. The second method sends the DSD data directly to the on-chip switched-capacitor filter for conversion (without the above mentioned features).

The DSD\_PM\_EN bit (Reg. 04h) selects Phase Modulation (data plus data inverted) as the style of data input. In this mode the DSD\_PM\_mode bit selects whether a 128Fs or 64x clock is used for phase modulated 64x data (see Figure 20). Use of phase modulation mode may not directly effect the performance of the CS4365, but may lower the sensitivity to board level routing of the DSD data signals.

The CS4365 can detect errors in the DSD data which does not comply with the SACD specification. The STATIC\_DSD and INVALID\_DSD bits (Reg. 04h) allow the CS4365 to alter the incoming invalid DSD data. Depending on the error, the data may either be attenuated or replaced with a muted DSD signal (the MUTEC pins would be set according to the DAMUTE bit (Reg. 08h)).

More information for any of these register bits can be found in the "Parameter Definitions" on page 45.

The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation index) at full rated performance. Signals of +3 dB-SACD may be applied for brief periods of time however, performance at these levels is not guaranteed. If sustained +3 dB-SACD levels are required, the digital volume control should be



set to -3.0 dB. This same volume control register affects PCM output levels. There is no need to change the volume control setting between PCM and DSD in order to have the 0dB output levels match (both 0 dBFS and 0 dB-SACD will output at -3 dB in this case).




Figure 20. DSD phase modulation mode diagram

# 3.9 Grounding and Power Supply Arrangements

As with any high resolution converter, the CS4365 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. The Typical Connection Diagram shows the recommended power arrangements, with VA, VD, VLC, and VLS connected to clean supplies. If the ground planes are split between digital ground and analog ground, the GND pins of the CS4365 should be connected to the analog ground plane.

All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the DAC.

### 3.9.1 Capacitor Placement

Decoupling capacitors should be placed as close to the DAC as possible, with the low value ceramic capacitor being the closest. To further minimize impedance, these capacitors should be located on the same layer as the DAC. If desired, all supply pins with similar voltage ratings may be connected to the same supply, but a decoupling capacitor should still be placed on each supply pin.

**Notes:** All decoupling capacitors should be referenced to analog ground.


The CDB4365 evaluation board demonstrates the optimum layout and power supply arrangements.

### 3.10 Analog Output and Filtering

The application note "Design Notes for a 2-Pole Filter with Differential Input" discusses the second-order Butterworth filter and differential to single-ended converter which was implemented on the CS4365 evaluation board, CDB4365, as seen in Figure 22. The CS4365 does not include phase or amplitude compensation for an external filter. Therefore, the DAC system phase and amplitude response will be dependent on

the external analog circuitry. The off-chip filter has been designed to attenuate the typical full-scale output level to below 2 Vrms.

Figure 21 shows how the full-scale differential analog output level specification is derived.



Full-Scale Output Level= (AOUT+) - (AOUT-)= 6.7 Vpp

Figure 21. Full-Scale Output




Figure 22. Recommended Output Filter



### 3.11 The MUTEC Outputs

The MUTEC1-6 pins have an auto-polarity detect feature. The MUTEC output pins are high impedance at the time of reset. The external mute circuitry needs to be self biased into an active state in order to be muted during reset. Upon release of reset, the CS4365 will detect the status of the MUTEC pins (high or low) and will then select that state as the polarity to drive when the mutes become active. The external-bias voltage level that the MUTEC pins see at the time of release of reset must meet the "MUTEC auto detect input high/low voltage" specs as outlined in the Digital Characteristics section.

Figure 23 shows a single example of both an active high and an active low mute drive circuit. In these designs, the pull-up and pull-down resistors have been especially chosen to meet the input high/low threshold when used with the MMUN2111 and MMUN2211 internal bias resistances of 10 k $\Omega$ .

Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute circuit.




Figure 23. Recommended Mute Circuitry

## 3.12 Recommended Power-Up Sequence

#### 3.12.1 Hardware Mode

- Hold RST low until the power supplies and configuration pins are stable, and the master and left/right clocks are locked to the appropriate frequencies, as discussed in section 3.1. In this state, the registers are reset to the default settings, FILT+ will remain low, and VQ will be connected to VA/2.
   If RST can not be held low long enough the SDINx pins should remain static low until all other clocks are stable, and if possible the RST should be toggled low again once the system is stable.
- 2. Bring RST high. The device will remain in a low power state with FILT+ low and will initiate the Hardware power-up sequence after approximately 512 LRCK cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode).

#### 3.12.2 Software Mode

1. Hold RST low until the power supply is stable, and the master and left/right clocks are locked to the appropriate frequencies, as discussed in section 3.1. In this state, the registers are reset to the default settings, FILT+ will remain low, and VQ will be connected to VA/2.



- 2. Bring RST high. The device will remain in a low power state with FILT+ low for 512 LRCK cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode).
- 3. In order to reduce the chances of clicks and pops, perform a write to the CP\_EN bit prior to the completion of approximately 512 LRCK cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode). The desired register settings can be loaded while keeping the PDN bit set to 1. Set the RMP\_UP and RMP\_DN bits to 1, then set the format and mode control bits to the desired settings.

If more than the stated number of LRCK cycles passes before CPEN bit is written then the chip will enter Hardware mode and begin to operate with the M0-M4 as the mode settings. CPEN bit may be written at anytime, even after the Hardware sequence has begun. It is advised that if the CPEN bit can not be set in time then the SDINx pins should remain static low (this way no audio data can be converted incorrectly by the hardware mode settings).

4. Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 μs.

### 3.13 Recommended Procedure for Switching Operational Modes

For systems where the absolute minimum in clicks and pops is required, it is recommended that the MUTE bits are set prior to changing significant DAC functions (such as changing sample rates or clock sources). The mute bits may then be released after clocks have settled and the proper modes have been set.

It is required to have the device held in reset if the minimum high/low time specs of MCLK can not be met during clock source changes.

### 3.14 Control Port Interface

The control port is used to load all the internal register settings in order to operate in software mode (see the "Parameter Definitions" on page 45). The operation of the control port may be completely asynchronous with the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.

The control port operates in one of two modes: I<sup>2</sup>C or SPI.

### 3.14.1 MAP Auto Increment

The device has MAP (memory address pointer) auto increment capability enabled by the INCR bit (also the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive I<sup>2</sup>C writes or reads and SPI writes. If INCR is set to 1, MAP will auto increment after each byte is written, allowing block reads or writes of successive registers.

### 3.14.2 PC Mode

In the I<sup>2</sup>C mode, data is clocked into and out of the bi-directional serial control data line, SDA, by the serial control port clock, SCL (see Figure 24 for the clock to data relationship). There is no  $\overline{CS}$  pin. Pin AD0 enables the user to alter the chip address (001100[AD0][R/W]) and should be tied to VLC or GND as required, before powering up the device. If the device ever detects a high to low transition on the AD0/ $\overline{CS}$  pin after power-up, SPI mode will be selected.



## 3.14.2.1 I<sup>2</sup>C Write


To write to the device, follow the procedure below while adhering to the control port Switching Specifications in section 2.

- 1. Initiate a START condition to the  $I^2C$  bus followed by the address byte. The upper 6 bits must be 001100. The seventh bit must match the setting of the AD0 pin, and the eighth must be 0. The eighth bit of the address byte is the  $R/\overline{W}$  bit.
- 2. Wait for an acknowledge (ACK) from the part, then write to the memory address pointer, MAP. This byte points to the register to be written.
- 3. Wait for an acknowledge (ACK) from the part, then write the desired data to the register pointed to by the MAP.
- 4. If the INCR bit (see section 3.14.1) is set to 1, repeat the previous step until all the desired registers are written, then initiate a STOP condition to the bus.
- 5. If the INCR bit is set to 0 and further I<sup>2</sup>C writes to other registers are desired, it is necessary to initiate a repeated START condition and follow the procedure detailed from step 1. If no further writes to other registers are desired, initiate a STOP condition to the bus.

# 3.14.2.2 I<sup>2</sup>C Read

To read from the device, follow the procedure below while adhering to the control port Switching Specifications.

- 1. Initiate a START condition to the  $I^2C$  bus followed by the address byte. The upper 6 bits must be 001100. The seventh bit must match the setting of the AD0 pin, and the eighth must be 1. The eighth bit of the address byte is the  $R/\overline{W}$  bit.
- 2. After transmitting an acknowledge (ACK), the device will then transmit the contents of the register pointed to by the MAP. The MAP register will contain the address of the last register written to the MAP, or the default address (see section 3.14.1) if an I<sup>2</sup>C read is the first operation performed on the device.
- 3. Once the device has transmitted the contents of the register pointed to by the MAP, issue an ACK.
- 4. If the INCR bit is set to 1, the device will continue to transmit the contents of successive registers. Continue providing a clock and issue an ACK after each byte until all the desired registers are read, then initiate a STOP condition to the bus.
- 5. If the INCR bit is set to 0 and further I<sup>2</sup>C reads from other registers are desired, it is necessary to initiate a repeated START condition and follow the procedure detailed from steps 1 and 2 from the I<sup>2</sup>C Write instructions followed by step 1 of the I<sup>2</sup>C Read section. If no further reads from other registers are desired, initiate a STOP condition to the bus.



Note: If operation is a write, this byte contains the Memory Address Pointer, MAP.

Figure 24. Control Port Timing, I<sup>2</sup>C Mode




#### 3.14.3 SPI™ Mode

In SPI mode, data is clocked into the serial control data line, CDIN, by the serial control port clock, CCLK (see Figure 25 for the clock to data relationship). There is no AD0 pin. Pin  $\overline{CS}$  is the chip select signal and is used to control SPI writes to the control port. When the device detects a high to low transition on the AD0/ $\overline{CS}$  pin after power-up, SPI mode will be selected. All signals are inputs and data is clocked in on the rising edge of CCLK.

### 3.14.3.1 SPI Write

To write to the device, follow the procedure below while adhering to the control port Switching Specifications in Section 2.

- 1. Bring CS low.
- 2. The address byte on the CDIN pin must then be 00110000.
- 3. Write to the memory address pointer, MAP. This byte points to the register to be written.
- 4. Write the desired data to the register pointed to by the MAP.
- 5. If the INCR bit (see section 3.14.1) is set to 1, repeat the previous step until all the desired registers are written, then bring  $\overline{\text{CS}}$  high.
- 6. If the INCR bit is set to 0 and further SPI writes to other registers are desired, it is necessary to bring CS high, and follow the procedure detailed from step 1. If no further writes to other registers are desired, bring CS high.



MAP = Memory Address Pointer

Figure 25. Control Port Timing, SPI mode

# 3.15 Memory Address Pointer (MAP)

7	6	5	4	3	2	1	0
INCR	Reserved	Reserved	MAP4	MAP3	MAP2	MAP1	MAP0
0	0	0	0	0	0	0	0

#### 3.15.1 INCR (AUTO MAP INCREMENT ENABLE)

Default = '0'

0 - Disabled

1 - Enabled

### 3.15.2 MAP4-0 (MEMORY ADDRESS POINTER)

Default = '00000'



# 4. REGISTER QUICK REFERENCE

Addr	Function	7	6	5	4	3	2	1	0
01h	Chip Revision	PART4	PART3	PART2	PART1	PART0	REV	REV	REV
	default	0	1	1	0	1	х	Х	х
02h	Mode Control	CPEN	FREEZE	DSD/PCM	Reserved	DAC3_DIS	DAC2_DIS	DAC1_DIS	PDN
	default	0	0	0	0	0	0	0	1
03h	PCM Control	DIF3	DIF2	DIF1	DIF0	Reserved	Reserved	FM1	FM0
	default	0	0	0	0	0	0	1	1
04h	DSD Control	DSD_DIF2	DSD_DIF1	DSD_DIF0	DIR_DSD	STATIC_D SD	INVALID_D SD	DSD_PM_ MD	DSD_PM_ EN
	default	0	0	0	0	1	0	0	0
05h	Filter Control	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FILT_SEL
	default	0	0	0	0	0	0	0	0
06h	Invert Control	Reserved	Reserved	INV_B3	INV_A3	INV_B2	INV_A2	INV_B1	INV_A1
	default	0	0	0	0	0	0	0	0
07h	Group Control	MUTEC1	MUTEC0	Reserved	P1_A=B	P2_A=B	P3_A=B	Reserved	SNGLVOL
	default	0	0	0	0	0	0	0	0
08h	Ramp and Mute	SZC1	SZC0	RMP_UP	RMP_DN	PAMUTE	DAMUTE	MUTE_P1	MUTE_P0
	default	1	0	1	1	1	1	0	0
09h	Mute Control	Reserved	Reserved	MUTE_B3	MUTE_A3	MUTE_B2	MUTE_A2	MUTE_B1	MUTE_A1
	default	0	0	0	0	0	0	0	0
	Mixing Control Pair 1 (AOUTx1)	Reserved	P1_DEM1	P1_DEM0	P1ATAPI4	P1ATAPI3	P1ATAPI2	P1ATAPI1	P1ATAPI0
	default	0	0	0	0	1	0	0	1
0Bh	Vol. Control A1	A1_VOL7	A1_VOL6	A1_VOL5	A1_VOL4	A1_VOL3	A1_VOL2	A1_VOL1	A1_VOL0
	default	0	0	0	0	0	0	0	0
0Ch	Vol. Control B1	B1_VOL7	B1_VOL6	B1_VOL5	B1_VOL4	B1_VOL3	B1_VOL2	B1_VOL1	B1_VOL0
	default	0	0	0	0	0	0	0	0
	Mixing Control Pair 2 (AOUTx1)	Reserved	P2_DEM1	P2_DEM0	P2ATAPI4	P2ATAPI3	P2ATAPI2	P2ATAPI1	P2ATAPI0
	default	0	0	0	0	1	0	0	1
0Eh	Vol. Control A2	A2_VOL7	A2_VOL6	A2_VOL5	A2_VOL4	A2_VOL3	A2_VOL2	A2_VOL1	A2_VOL0
	default	0	0	0	0	0	0	0	0
0Fh	Vol. Control B2	B2_VOL7	B2_VOL6	B2_VOL5	B2_VOL4	B2_VOL3	B2_VOL2	B2_VOL1	B2_VOL0
	default	0	0	0	0	0	0	0	0
	Mixing Control Pair 3 (AOUTx1)	Reserved	P3_DEM1	P3_DEM0	P3ATAPI4	P3ATAPI3	P3ATAPI2	P3ATAPI1	P3ATAPI0
	default	0	0	0	0	1	0	0	1
11h	Vol. Control A3	A3_VOL7	A3_VOL6	A3_VOL5	A3_VOL4	A3_VOL3	A3_VOL2	A3_VOL1	A3_VOL0
	default	0	0	0	0	0	0	0	0
12h	Vol. Control B3	B3_VOL7	B3_VOL6	B3_VOL5	B3_VOL4	B3_VOL3	B3_VOL2	B3_VOL1	B3_VOL0
	default	0	0	0	0	0	0	0	0
16h	PCM clock mode	Reserved	Reserved	MCLKDIV	Reserved	Reserved	Reserved	Reserved	Reserved
	default	0	0	0	0	0	0	0	0



## 5. REGISTER DESCRIPTION

**Note:** All registers are read/write in I<sup>2</sup>C mode and write only in SPI, unless otherwise noted.

### 5.1 Chip Revision (address 01h)

7	6	5	4	3	2	1	0
PART4	PART3	PART2	PART1	PART0	REV2	REV1	REV0
0	1	1	0	1	-	-	-

## 5.1.1 Part Number ID (part) [Read Only]

01101 - CS4365

Revision ID (REV) [Read Only]

000 - Revision A

Function:

This read-only register can be used to identify the model and revision number of the device.

### 5.2 Mode Control 1 (address 02h)

7	6	5	4	3	2	1	0
CPEN	FREEZE	DSD/PCM	Reserved	DAC3_DIS	DAC2_DIS	DAC1_DIS	PDN
0	0	0	0	0	0	0	1

## 5.2.1 Control Port Enable (CPEN)

Default = 0

0 - Disabled

1 - Enabled

Function:

This bit defaults to 0, allowing the device to power-up in Stand-Alone mode. The Control port mode can be accessed by setting this bit to 1. This will allow the operation of the device to be controlled by the registers and the pin definitions will conform to Control Port Mode. To accomplish a clean power-up, the user should write this bit within 10 ms following the release of Reset.

## 5.2.2 Freeze Controls (Freeze)

Default = 0

0 - Disabled

1 - Enabled

Function:

This function allows modifications to be made to the registers without the changes taking effect until the FREEZE is disabled. To make multiple changes in the Control port registers take effect simultaneously, enable the FREEZE Bit, make all register changes, then Disable the FREEZE bit.



# 5.2.3 PCM/DSD Selection (DSD/PCM)

Default = 0

0 - PCM

1 - DSD

Function:

This function selects DSD or PCM Mode. The appropriate data and clocks should be present before changing modes, or else MUTE should be selected.

## 5.2.4 DAC Pair Disable (DACx\_DIS)

Default = 0

0 - Enabled

1 - Disabled

Function:

When enabled the respective DAC channel pairx (AOUTAx and AOUTBx) will remain in a reset state. It is advised that changes to these bits be made while the power down bit is enabled to eliminate the possibility of audible artifacts.

### 5.2.5 Power Down (PDN)

Default = 1

0 - Disabled

1 - Enabled

Function:

The entire device will enter a low-power state when this function is enabled, and the contents of the control registers are retained in this mode. The power-down bit defaults to 'enabled' on power-up and must be disabled before normal operation in Control Port mode can occur.

### 5.3 PCM Control (address 03h)

7	6	5	4	3	2	1	0
DIF3	DIF2	DIF1	DIF0	Reserved	Reserved	FM1	FM0
0	0	0	0	0	0	1	1

### 5.3.1 Digital Interface Format (dif)

Default = 0000 - Format 0 (Left Justified, up to 24-bit data)

Function:

These bits select the interface format for the serial audio input. The DSD/PCM bit determines whether PCM or DSD mode is selected.

The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options are detailed in Figures 9-17.



DIF3	DIF2	DIF1	DIF0	DESCRIPTION	Format	FIGURE	
0	0	0	0	Left Justified, up to 24-bit data	0	9	
0	0	0	1	I <sup>2</sup> S, up to 24-bit data	1	10	
0	0	1	0	Right Justified, 16-bit data	2	11	
0	0	1	1	Right Justified, 24-bit data	3	12	
0	1	0	0	Right Justified, 20-bit data	4	13	
0	1	0	1	Right Justified, 18-bit data	5	14	
1	0	0	0	One-line Mode 1, 24-bit Data	8	15	
1	0	0	1	One-line Mode 2, 20-bit Data	9	16	
1	0	1	0	Reserved			
1	0	1	1	Reserved			
1	1	0	0	TDM	12	17	
Х	Х	Х	Х	All other combinations are Reserved	Il other combinations are Reserved		

Table 7. Digital Interface Formats - PCM Mode

### 5.3.2 Functional Mode (FM)

Default = 11

00 - Single-Speed Mode (4 to 50 kHz sample rates)

01 - Double-Speed Mode (50 to 100 kHz sample rates)

10 - Quad-Speed Mode (100 to 200 kHz sample rates)

11 - Auto Speed Mode detect (32 kHz to 200 kHz sample rates)

Function:

Selects the required range of input sample rates or Auto Speed Mode.

### 5.4 DSD Control (address 04h)

7	6	5	4	3	2	1	0
DSD_DIF2	DSD_DIF1	DSD_DIF0	DIR_DSD	STATIC_DSD	INVALID_DSD	DSD_PM_MD	DSD_PM_EN
0	0	0	0	1	1	0	0

# 5.4.1 DSD Mode Digital Interface Format (DSD\_dif)

Default = 000 - Format 0 (64x oversampled DSD data with a 4x MCLK to DSD data rate)

Function:

The relationship between the oversampling ratio of the DSD audio data and the required Master clock to DSD data rate is defined by the Digital Interface Format pins.

The DSD/PCM bit determines whether PCM or DSD mode is selected.

DIF2	DIF1	DIFO	DESCRIPTION
0	0	0	64x oversampled DSD data with a 4x MCLK to DSD data rate
0	0	1	64x oversampled DSD data with a 6x MCLK to DSD data rate
0	1	0	64x oversampled DSD data with a 8x MCLK to DSD data rate
0	1	1	64x oversampled DSD data with a 12x MCLK to DSD data rate

Table 8. Digital Interface Formats - DSD Mode



DIF2	DIF1	DIFO	DESCRIPTION
1	0	0	128x oversampled DSD data with a 2x MCLK to DSD data rate
1	0	1	128x oversampled DSD data with a 3x MCLK to DSD data rate
1	1	0	128x oversampled DSD data with a 4x MCLK to DSD data rate
1	1	1	128x oversampled DSD data with a 6x MCLK to DSD data rate

Table 8. Digital Interface Formats - DSD Mode

### 5.4.2 Direct DSD Conversion (DIR\_DSD)

#### Function:

When set to 0 (default), DSD input data is sent to the DSD processor for filtering and volume control functions.

When set to 1, DSD input data is sent directly to the switched capacitor DACs for a pure DSD conversion. In this mode the full scale DSD and PCM levels will not be matched (see Section 2), the dynamic range performance may be reduced, the volume control is inactive, and the 50 kHz low pass filter is not available (see section 2 for filter specifications).

# 5.4.3 Static DSD Detect (static\_DSD)

#### Function:

When set to 1 (default), the DSD processor checks for 28 consecutive zeroes or ones and, if detected, sends a mute signal to the DACs. The MUTEC pins will eventually go active according to the DAMUTE register.

When set to 0, this function is disabled.

### 5.4.4 Invalid DSD Detect (invalid DSD)

#### Function:

When set to 1, the DSD processor checks for greater than 24 out of 28 bits of the same value and, if detected, will attenuate the data sent to the DACs. The MUTEC pins go active according to the DAMUTE register.

When set to 0 (default), this function is disabled.

## 5.4.5 DSD Phase Modulation Mode Select (DSD\_PM\_mode)

#### Function:

When set to 0 (default), the 128Fs (BCKA) clock should be input to DSD\_SCLK for phase modulation mode. (See Figure 20 on page 27)

When set to 1, the 64Fs (BCKD) clock should be input to DSD\_SCLK for phase modulation mode.

### 5.4.6 DSD Phase Modulation Mode Enable (DSD pm EN)

#### Function:

When set to 1, DSD phase modulation input mode is enabled and the DSD\_PM\_MODE bit should be set accordingly.

When set to 0 (default), this function is disabled (DSD normal mode).



### 5.5 Filter Control (address 05h)

7	6	5	4	3	2	1	0
Reserved	FILT_SEL						
0	0	0	0	0	0	0	0

### 5.5.1 Interpolation Filter Select (FILT\_SEL)

Function:

When set to 0 (default), the Interpolation Filter has a fast roll off.

When set to 1, the Interpolation Filter has a slow roll off.

The specifications for each filter can be found in the Analog characteristics table, and response plots can be found in figures 26 to 49 found on the page 27.

# 5.6 Invert Control (address 06h)

7	6	5	4	3	2	1	0
Reserved	Reserved	INV_B3	INV_A3	INV_B2	INV_A2	INV_B1	INV_A1
0	0	0	0	0	0	0	0

## 5.6.1 Invert Signal Polarity (Inv\_xx)

Function:

When set to 1, this bit inverts the signal polarity of channel xx.

When set to 0 (default), this function is disabled.

# 5.7 Group Control (address 07h)

7	6	5	4	3	2	1	0
MUTEC	1 MUTEC0	Reserved	P1_A=B	P2_A=B	P3_A=B	Reserved	SNGLVOL
0	0	0	0	0	0	0	0

# 5.7.1 Mute Pin Control (MUTEC1, MUTEC0)

Default = 00

00 - Six mute control signals

01, 10 - One mute control signal

11 - Three mute control signals

Function:

Selects how the internal mute control signals are routed to the MUTEC1 through MUTEC6 pins. When set to '00', there is one mute control signal for each channel: AOUT1A on MUTEC1, AOUT1B on MUTEC2, etc. When set to '01' or '10', there is a single mute control signal on the MUTEC1 pin. When set to '11', there are three mute control signals, one for each stereo pair: AOUT1A and AOUT1B on MUTEC1, AOUT2A and AOUT2B on MUTEC2, and AOUT3A and AOUT3B on MUTEC3.



# 5.7.2 Channel A Volume = Channel B Volume (Px\_A=B)

Default = 0

0 - Disabled

1 - Enabled

Function:

The AOUTAx and AOUTBx volume levels are independently controlled by the A and the B Channel Volume Control Bytes when this function is disabled. The volume on both AOUTAx and AOUTBx are determined by the A Channel Attenuation and Volume Control Bytes (per A-B pair), and the B Channel Bytes are ignored when this function is enabled.

### 5.7.3 Single Volume Control (Snglvol)

Default = 0

0 - Disabled

1 - Enabled

Function:

The individual channel volume levels are independently controlled by their respective Volume Control Bytes when this function is disabled. The volume on all channels is determined by the A1 Channel Volume Control Byte, and the other Volume Control Bytes are ignored when this function is enabled.

# 5.8 Ramp and Mute (address 08h)

7	6	5	4	3	2	1	0
SZC1	SZC0	RMP_UP	RMP_DN	PAMUTE	DAMUTE	MUTE_P1	MUTE_P0
1	0	1	1	1	1	0	0

# 5.8.1 Soft Ramp AND Zero Cross CONTROL (SZC)

Default = 10

00 - Immediate Change

01 - Zero Cross

10 - Soft Ramp

11 - Soft Ramp on Zero Crossings

Function:

### Immediate Change

When Immediate Change is selected all level changes will take effect immediately in one step.

## Zero Cross

Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

### Soft Ramp

Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock periods.



### Soft Ramp on Zero Crossing

Soft Ramp and Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

# 5.8.2 Soft Volume Ramp-Up after Error (RMP\_UP)

#### Function:

An un-mute will be performed after executing an LRCK/MCLK ratio change or error, and after changing the Functional Mode.

When set to 1 (default), this un-mute is effected, similar to attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control register.

When set to 0, an immediate un-mute is performed in these instances.

Notes: For best results, it is recommended that this feature be used in conjunction with the RMP DN bit.

# 5.8.3 Soft Ramp-Down before Filter Mode Change (RMP\_DN)

#### Function:

If either the FILT\_SEL or DEM bits are changed the DAC will stop conversion for a period of time to change its filter values. This bit selects how the data is effected prior to and after the change of the filter values.

When set to 1 (default), a mute will be performed prior to executing a filter mode change and an un-mute will be performed after executing the filter mode change. This mute and un-mute are effected, similar to attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control register.

When set to 0, an immediate mute is performed prior to executing a filter mode change.

Notes: For best results, it is recommended that this feature be used in conjunction with the RMP UP bit.

### 5.8.4 PCM Auto-Mute (PAMUTE)

#### Function:

When set to 1 (default) the Digital-to-Analog converter output will mute following the reception of 8192 consecutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. Detection and muting is done independently for each channel. The quiescent voltage on the output will be retained and the Mute Control pin will go active during the mute period. When set to 0 this function is disabled.

## 5.8.5 DSD Auto-Mute (DAMUTE)

#### Function:

When set to 1 (default) the Digital-to-Analog converter output will mute following the reception of 256 repeated 8-bit DSD mute patterns (as defined in the SACD specification).

A single bit not fitting the repeated mute pattern (mentioned above) will release the mute. Detection and muting is done independently for each channel. The quiescent voltage on the output will be retained and the Mute Control pin will go active during the mute period.



# 5.8.6 MUTE Polarity and DETECT (MUTEP1:0)

Default = 00

00 - Auto polarity detect, selected from MUTEC1 pin

01 - Reserved

10 - Active low mute polarity

11 - Active high mute polarity

Function:

#### Auto mute polarity detect (00)

See section 3.11 on page 29 for description.

### Active low mute polarity (10)

When  $\overline{\mathsf{RST}}$  is low the outputs are high impedance and will need to be biased active. Once reset has been released and after this bit is set, the MUTEC output pins will be active low polarity.

### Active high mute polarity (11)

At reset time the outputs are high impedance and will need to be biased active. Once reset has been released and after this bit is set, the MUTEC output pins will be active high polarity.

# 5.9 Mute Control (address 09h)

7	6	5	4	3	2	1	0
Reserved	Reserved	MUTE_B3	MUTE_A3	MUTE_B2	MUTE_A2	MUTE_B1	MUTE_A1
0	0	0	0	0	0	0	0

### **5.9.1** *Mute (MUTE\_xx)*

Default = 0

0 - Disabled

1 - Enabled

Function:

The Digital-to-Analog converter output will mute when enabled. The quiescent voltage on the output will be retained. The muting function is affected, similarly to attenuation changes, by the Soft and Zero Cross bits. The MUTE pins will go active during the mute period according to the MUTEC bits.



# 5.10 Mixing Control (address 0Ah, 0Dh, 10h, 13h)

7	6	5	4	3	2	1	0
Reserved	Px_DEM1	Px_DEM0	PxATAPI4	PxATAPI3	PxATAPI2	PxATAPI1	PxATAPI0
0	0	0	0	1	0	0	1

# 5.10.1 De-Emphasis Control (PX\_DEM1:0)

Default = 00

00 - Disabled

01 - 44.1 kHz

10 - 48 kHz

11 - 32 kHz

#### Function:

Selects the appropriate digital filter to maintain the standard 15  $\mu$ s/50  $\mu$ s digital de-emphasis filter response at 32, 44.1 or 48 kHz sample rates. (see Figure 18)

De-emphasis is only available in Single-Speed Mode.

# 5.11 ATAPI Channel Mixing and Muting (ATAPI)

Default = 01001 - AOUTAx=aL, AOUTBx=bR (Stereo)

### Function:

The implements the channel mixing functions of the ATAPI CD-ROM specification. The ATAPI functions are applied per A-B pair. Refer to Table 9 and Figure 19 for additional information.

ATAPI4	ATAPI3	ATAPI2	ATAPI1	ATAPI0	AOUTAx	AOUTBx
0	0	0	0	0	MUTE	MUTE
0	0	0	0	1	MUTE	bR
0	0	0	1	0	MUTE	bL
0	0	0	1	1	MUTE	b[(L+R)/2]
0	0	1	0	0	aR	MUTE
0	0	1	0	1	aR	bR
0	0	1	1	0	aR	bL
0	0	1	1	1	aR	b[(L+R)/2]
0	1	0	0	0	aL	MUTE
0	1	0	0	1	aL	bR
0	1	0	1	0	aL	bL
0	1	0	1	1	aL	b[(L+R)/2]
0	1	1	0	0	a[(L+R)/2]	MUTE
0	1	1	0	1	a[(L+R)/2]	bR
0	1	1	1	0	a[(L+R)/2]	bL
0	1	1	1	1	a[(L+R)/2]	b[(L+R)/2]

Table 9. ATAPI Decode



ATAPI4	ATAPI3	ATAPI2	ATAPI1	ATAPI0	AOUTAx	AOUTBx
1	0	0	0	0	MUTE	MUTE
1	0	0	0	1	MUTE	bR
1	0	0	1	0	MUTE	bL
1	0	0	1	1	MUTE	[(bL+aR)/2]
1	0	1	0	0	aR	MUTE
1	0	1	0	1	aR	bR
1	0	1	1	0	aR	bL
1	0	1	1	1	aR	[(aL+bR)/2]
1	1	0	0	0	aL	MUTE
1	1	0	0	1	aL	bR
1	1	0	1	0	aL	bL
1	1	0	1	1	aL	[(aL+bR)/2]
1	1	1	0	0	[(aL+bR)/2]	MUTE
1	1	1	0	1	[(aL+bR)/2]	bR
1	1	1	1	0	[(bL+aR)/2]	bL
1	1	1	1	1	[(aL+bR)/2]	[(aL+bR)/2]

Table 9. ATAPI Decode (Continued)

## 5.12 Volume Control (address 0Bh, 0Ch, 0Eh, 0Fh, 11h, 12h)

7	6	5	4	3	2	1	0
xx_VOL7	xx_VOL6	xx_VOL5	xx_VOL4	xx_VOL3	xx_VOL2	xx_VOL1	xx_VOL0
0	0	0	0	0	0	0	0

These six registers provide individual volume and mute control for each of the six channels.

The values for "xx" in the bit fields above are as follows:

Register address 0Bh - xx = A1

Register address 0Ch - xx = B1

Register address 0Eh - xx = A2

Register address 0Fh - xx = B2

Register address 11h - xx = A3

Register address 12h - xx = B3

# 5.12.1 Digital Volume Control (xx\_VOL7:0)

Default = 00h (0 dB)

Function:

The Digital Volume Control registers allow independent control of the signal levels in 1/2 dB increments from 0 to -127.5 dB. Volume settings are decoded as shown in Table 10. The volume changes are implemented as dictated by the Soft and Zero Cross bits in the Power and Muting Control register. Note that the values in the volume setting column in Table 10 are approximate. The actual attenuation is determined by taking the decimal value of the volume register and multiplying by 6.02/12.

**Table 10. Example Digital Volume Settings** 

Binary Code	Decimal Value	Volume Setting
00000000	0	0 dB
0000001	1	-0.5 dB
00000110	6	-3.0 dB
11111111	255	-127.5 dB



# 5.13 PCM Clock Mode (address 16h)

	7	6	5	4	3	2	1	0
Ī	Reserved	Reserved	MCLKDIV	Reserved	Reserved	Reserved	Reserved	Reserved
	0	0	0	0	0	0	0	0

# 5.13.1 Master Clock DIVIDE by 2 ENABLE (mclkdiv)

### Function:

When set to 1, the MCLKDIV bit enables a circuit which divides the externally applied MCLK signal by 2 prior to all other internal circuitry.

When set to 0 (default), MCLK is unchanged.



### 6. PARAMETER DEFINITIONS

#### Total Harmonic Distortion + Noise (THD+N)

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

#### **Dynamic Range**

The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

#### Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels.

#### **Interchannel Gain Mismatch**

The gain difference between left and right channels. Units in decibels.

#### **Gain Error**

The deviation from the nominal full scale analog output for a full scale digital input.

#### **Gain Drift**

The change in gain value with temperature. Units in ppm/°C.

### 7. REFERENCES

**Note:** "How to Achieve Optimum Performance from Delta-Sigma A/D & D/A Converters" by Steven Harris. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992.

Note: CDB4365 Datasheet

Note: "Design Notes for a 2-Pole Filter with Differential Input" by Steven Green. Cirrus Logic Application Note AN48

**Note:** "The I<sup>2</sup>C-Bus Specification: Version 2.0" Philips Semiconductors, December 1998.

http://www.semiconductors.philips.com


### 8. ORDERING INFORMATION

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order #
CS4365	114 dB, 192 kHz 6- channel D/A Converter	48-pin LQFP	YES	Commercial	-10° to +70° C	Tray	CS4365-CQZ
						Tape & Reel	CS4365-CQZR
				Automotive	-40° to +105° C	Tray	CS4365-EQZ
						Tape & Reel	CS4365-EQZR
CDB4365	CS4365 Evaluation Board		-	-	-	-	CDB4365



# 9. PACKAGE DIMENSIONS

# **48L LQFP PACKAGE DRAWING**



	INCHES			MILLIMETERS			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α		0.055	0.063		1.40	1.60	
A1	0.002	0.004	0.006	0.05	0.10	0.15	
В	0.007	0.009	0.011	0.17	0.22	0.27	
D	0.343	0.354	0.366	8.70	9.0 BSC	9.30	
D1	0.272	0.28	0.280	6.90	7.0 BSC	7.10	
E	0.343	0.354	0.366	8.70	9.0 BSC	9.30	
E1	0.272	0.28	0.280	6.90	7.0 BSC	7.10	
e*	0.016	0.020	0.024	0.40	0.50 BSC	0.60	
Ĺ	0.018	0.24	0.030	0.45	0.60	0.75	
∞	0.000°	4°	7.000°	0.00°	4°	7.00°	

<sup>\*</sup> Nominal pin pitch is 0.50 mm

Controlling dimension is mm. JEDEC Designation: MS022



# **10.APPENDIX**




Figure 26. Single-Speed (fast) Stopband Rejection




Figure 28. Single-Speed (fast) Transition Band (detail)




Figure 30. Single-Speed (slow) Stopband Rejection




Figure 27. Single-Speed (fast) Transition Band




Figure 29. Single-Speed (fast) Passband Ripple




Figure 31. Single-Speed (slow) Transition Band





Figure 32. Single-Speed (slow) Transition Band (detail)






Figure 34. Double-Speed (fast) Stopband Rejection




Figure 35. Double-Speed (fast) Transition Band




Figure 36. Double-Speed (fast) Transition Band (detail)




Figure 37. Double-Speed (fast) Passband Ripple




Figure 38. Double-Speed (slow) Stopband Rejection




Figure 40. Double-Speed (slow) Transition Band (detail)




Figure 42. Quad-Speed (fast) Stopband Rejection




Figure 39. Double-Speed (slow) Transition Band




Figure 41. Double-Speed (slow) Passband Ripple




Figure 43. Quad-Speed (fast) Transition Band




Figure 44. Quad-Speed (fast) Transition Band (detail)




Figure 46. Quad-Speed (slow) Stopband Rejection




Figure 48. Quad-Speed (slow) Transition Band (detail)




Figure 45. Quad-Speed (fast) Passband Ripple




Figure 47. Quad-Speed (slow) Transition Band




Figure 49. Quad-Speed (slow) Passband Ripple



#### Table 11. Revision History

Release	Date	Changes	
A1	OCT 2004	Initial Release	
PP1	APR 2005	Updated package ordering information Updated description for 3) in section 3.12.2 Added section 3.13 Updated description for function mode bit Updated description for RMP_UP and RMP_DN bits Corrected group delay specifications Corrected de-emphasis error specifications Updated output impedance spec on page 10 Improved interchannel isolation spec on page 10 Updated Legal text Re-formatted ordering information	

#### **Contacting Cirrus Logic Support**

For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find the one nearest to you go to www.cirrus.com

#### IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OWHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

SPI is a trademark of Motorola, Inc.