

DOCUMENT NUMBER AND REVISION

VL-PS-COG-BT12864-01 REV. A

(COG-BT12864-G-6; STN, YELLOW, +VE, REFLECTIVE, STD)

DOCUMENT TITLE:

PRELIMINARY SPECIFICATION

OF

LCD MODULE TYPE

CUSTOMER	DATA MODUL
MODEL NUMBER	COG-BT12864-01
CUSTOMER APPROVAL	
DATE	

DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	PHILIP CHENG		2002/11/08
CHECKED BY	R.S.LIN	Lin Rong Shun	2002/11/08
APPROVED BY	CYRUS CHEUNG		2002/11/08

DISTRIBUTION LIST: MARKETING

DOCUMENT REVISION HISTORY 1:

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2002.11.06	First Release. (Based on Test Specification: VL-TS-COG-BT12864-XX, REV. A, 2002.10.28)	PHILIP CHENG	R.S.LIN

CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. INTERFACE SIGNALS	7
4. ABSOLUTE MAXIMUM RATINGS	8
4.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	8
4.2 ENVIRONMENTAL CONDITION	8
5. ELECTRICAL SPECIFICATIONS	9
5.1 TYPICAL ELECTRICAL CHARACTERISTICS	9
5.2 TIMING SPECIFICATIONS	10

**Preliminary Specification
of
LCD Module Type
Item No.: COG-BT12864-01**

1. General Description

- 128 x 64 dots STN Yellow Positive Reflective STD LCD Module.
- Viewing Direction: 6 O'clock.
- Driving duty: 1/65 Duty, 1/9 bias.
- 'ULTRA CHIP' UC1606 (COG) LCD Controller-Driver or equivalent.
- Logic Power Supply: +3V.
- FPC.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	67.5(W) x 82.5(H) x 1.98(D)	mm
Effective viewing area (V.A.)	60.00 MIN.(W) x 40.00 MIN.(H)	mm
Active area (A.A.)	56.945(W) x 37.425(H)	mm
Display format	128 x 64	dots
Dot size	0.43(W) x 0.57(H)	mm
Dot spacing	0.015(W) x 0.015(H)	mm
Dot pitch	0.445(W) x 0.585(H)	mm
Weight:	TBD	grams




Figure 1: Outline Drawing.




Figure 2: Block diagram

3. Interface signals

Table 2

Pin No.	Symbol	Description																																	
1	$\overline{CS0}$	Chip Select. In parallel mode and S8 mode, chip is selected when $\overline{CS0}$ ="L" and CS1="H". When the chip is not selected, D[7:0] may be high impedance.																																	
2	$\overline{RST}$	When $\overline{RST}$ ="L", all control registers are re-initialized by their default states. When RST is not used, connect the pin to VDD.																																	
3	CD	Select Command or Display Data for read/write operation. "L": Command "H": Display data																																	
4	$\overline{WR}$	$\overline{RD}/\overline{WR}$ (WR[1:0]) controls the read/write operation of the host interface.																																	
5	$\overline{RD}$	In parallel mode, $\overline{RD}/\overline{WR}$ (WR[1:0]) meaning depends on whether the interface is in the 6800 mode or the 8080 mode. In serial interface modes, these two pins are not used. Connect to VSS.																																	
6	D0(SCK)	<table><tr><td colspan="2">Bi-directional bus for both serial and parallel host interfaces.</td></tr><tr><td colspan="2">In S8 and S9 mode, connect unused pins to VDD or VSS.</td></tr><tr><td></td><td><table><tr><td></td><td>PS=1x</td><td>Ps=0x</td></tr><tr><td>D0</td><td>D0</td><td>SCK</td></tr><tr><td>D1</td><td>D1</td><td></td></tr><tr><td>D2</td><td>D2</td><td>SD1</td></tr><tr><td>D3</td><td>D3</td><td></td></tr><tr><td>D4</td><td>D4</td><td></td></tr><tr><td>D5</td><td>D5</td><td></td></tr><tr><td>D6</td><td>D6</td><td></td></tr><tr><td>D7</td><td>D7</td><td></td></tr></table></td></tr></table>	Bi-directional bus for both serial and parallel host interfaces.		In S8 and S9 mode, connect unused pins to VDD or VSS.			<table><tr><td></td><td>PS=1x</td><td>Ps=0x</td></tr><tr><td>D0</td><td>D0</td><td>SCK</td></tr><tr><td>D1</td><td>D1</td><td></td></tr><tr><td>D2</td><td>D2</td><td>SD1</td></tr><tr><td>D3</td><td>D3</td><td></td></tr><tr><td>D4</td><td>D4</td><td></td></tr><tr><td>D5</td><td>D5</td><td></td></tr><tr><td>D6</td><td>D6</td><td></td></tr><tr><td>D7</td><td>D7</td><td></td></tr></table>		PS=1x	Ps=0x	D0	D0	SCK	D1	D1		D2	D2	SD1	D3	D3		D4	D4		D5	D5		D6	D6		D7	D7	
Bi-directional bus for both serial and parallel host interfaces.																																			
In S8 and S9 mode, connect unused pins to VDD or VSS.																																			
	<table><tr><td></td><td>PS=1x</td><td>Ps=0x</td></tr><tr><td>D0</td><td>D0</td><td>SCK</td></tr><tr><td>D1</td><td>D1</td><td></td></tr><tr><td>D2</td><td>D2</td><td>SD1</td></tr><tr><td>D3</td><td>D3</td><td></td></tr><tr><td>D4</td><td>D4</td><td></td></tr><tr><td>D5</td><td>D5</td><td></td></tr><tr><td>D6</td><td>D6</td><td></td></tr><tr><td>D7</td><td>D7</td><td></td></tr></table>			PS=1x	Ps=0x	D0	D0	SCK	D1	D1		D2	D2	SD1	D3	D3		D4	D4		D5	D5		D6	D6		D7	D7							
	PS=1x		Ps=0x																																
D0	D0		SCK																																
D1	D1																																		
D2	D2		SD1																																
D3	D3																																		
D4	D4																																		
D5	D5																																		
D6	D6																																		
D7	D7																																		
7	D1																																		
8	D2(SD1)																																		
9	D3																																		
10	D4																																		
11	D5																																		
12	D6																																		
13	D7																																		
14	VDD	VDD1 is the digital power supply and it should be connected to a voltage source that is no higher than VDD2&3. VDD2&3 is the analog power supply and it should be connected to the same power source. Minimize the trace resistance for VDD2&3.																																	
15	VSS	Ground.																																	
17	PS0	PS[1:0] Parallel/Serial. Serial modes: "LL": serial (S8) "LH": serial (S9) Parallel modes: "HL": 8080 "HH": 6800																																	
18	PS1																																		
16	VB1+	LCD Bias Voltages. These are the voltage sources to provide SEG driving currents. These voltages are generated internally. Connect capacitors of CBX value between VBX+ and VBX-. The resistance of these four traces directly affects the SEG driving strength of the resulting LCD module. Minimize the trace resistance is critical in achieving high quality image.																																	
19	VB1-																																		
20	VB0-																																		
21	VB0+																																		
22	VLCD	Main LCD Power Supply. A by-pass capacitor CL is optional. When CL is used, connect CL between VLCD and VSS, and keep the trace resistance under 300 Ohm.																																	

4. Absolute Maximum Ratings

4.1 Electrical Maximum Ratings(Ta = 25 °C)

Table 3

Parameter	Symbol	Min.	Max.	Unit
Logic supply voltage	VDD1 - VSS	-0.3	+5.5	V
LCD generator supply voltage	VDD2 - VSS	-0.3	+5.5	V
Analog circuit supply voltage	VDD3 - VSS	-0.3	+5.5	V
LCD generated voltage	VLCD	-0.3	+15.5	V
Any input voltage	Vin	-0.3	VDD+0.3	V

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

VDD=VDD1=VDD2=VDD3.

4.2 Environmental Condition

Table 4

Item	Operating Temperature (Topr)		Storage Temperature (Tstg)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max. RH for Ta ≤ 40°C < 95% RH for Ta > 40°C				no condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration : 11 ms Peak acceleration: 981 m/s ² = 100g Number of shocks : 3 shocks in 3 mutually perpendicular axes.				3 directions

5. Electrical Specifications

5.1 Typical Electrical Characteristics

At $T_a = 25\text{ °C}$, $V_{DD} = 3V \pm 5\%$, $V_{SS} = 0V$.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic & booster)	VDD-VSS		2.85	3.0	3.15	V
LCD driving voltage	VLCD-VSS		9.3	9.6	9.9	V
Input signal voltage	V _{IH}	”H” level	0.8 VDD1	-	-	V
	V _{IL}	”L” level	-	-	0.2VDD1	V
Supply Current (Logic & booster)	IDD	Character mode, Note 1	-	0.2	0.3	mA

Note

- (1) : There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

5.2 Timing Specifications

Parallel bus timing characteristics (for 8080 MCU)

At Ta= 0°C to +50°C




Figure 3 : Parallel Bus Timing Characteristics (for 8080 MCU)

(VDD=2.4V to 3.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80}	CD	Address setup time		25	—	ns
t _{AH80}	CD	Address hold time		50	—	ns
t _{CY80}		System cycle time		300	—	ns
t _{PWR80}	WR1	Pulse width (read)		85	—	ns
t _{PWW80}	WR0	Pulse width (write)		85	—	ns
t _{HPW80}	WR0, WR1	High pulse width		85	—	ns
t _{DS80}	D0~D7	Data setup time		40	—	ns
t _{DH80}	D0~D7	Data hold time		15	—	ns
t _{ACC80}		Read access time	C _L = 100pF	—	140	ns
t _{OD80}		Output disable time		10	100	ns
t _{CSSA80}	CS1/CS0	Chip select setup time		15	—	ns
t _{CSSD80}	CS1/CS0	Chip select setup time		15	—	ns
t _{CSH80}	CS1/CS0	Chip select setup time		30	—	ns

(VDD=3.0V to 4.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80}	CD	Address setup time		20	—	ns
t _{AH80}	CD	Address hold time		45	—	ns
t _{CY80}		System cycle time		166	—	ns
t _{PWR80}	WR1	Pulse width (read)		65	—	ns
t _{PWW80}	WR0	Pulse width (write)		65	—	ns
t _{HPW80}	WR0, WR1	High pulse width		65	—	ns
t _{DS80}	D0~D7	Data setup time		30	—	ns
t _{DH80}	D0~D7	Data hold time		10	—	ns
t _{ACC80}		Read access time	C _L = 100pF	—	65	ns
t _{OD80}		Output disable time		10	45	ns
t _{CSSA80}	CS1/CS0	Chip select setup time		10	—	ns
t _{CSSD80}	CS1/CS0	Chip select setup time		10	—	ns
t _{CSH80}	CS1/CS0	Chip select setup time		20	—	ns

Parallel bus timing characteristics (for 6800 MCU)

At Ta= 0°C to +50°C




Figure 4 : Parallel Bus Timing Characteristics (for 6800 MCU)

(VDD=2.4V to 3.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68}	CD	Address setup time		25	—	ns
t _{AH68}		Address hold time		50	—	ns
t _{CY68}		System cycle time		300	—	ns
t _{PWR68}	WR1	Pulse width (read)		85	—	ns
t _{PWW68}		Pulse width (write)		85	—	ns
t _{LPW68}		Low pulse width		85	—	ns
t _{DS68}	D0~D7	Data setup time		40	—	ns
t _{DH68}		Data hold time		15	—	ns
t _{ACC68}		Read access time	C _L = 100pF	—	140	ns
t _{OD68}		Output disable time		10	100	ns
t _{CSSA68}	CS1/CS0	Chip select setup time		15	—	ns
t _{CSD68}				15	—	ns
t _{CSH68}				30	—	ns

(VDD=3.0V to 4.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68}	CD	Address setup time		20	—	ns
t _{AH68}		Address hold time		45	—	ns
t _{CY68}		System cycle time		166	—	ns
t _{PWR68}	WR1	Pulse width (read)		65	—	ns
t _{PWW68}		Pulse width (write)		65	—	ns
t _{LPW68}		Low pulse width		65	—	ns
t _{DS68}	D0~D7	Data setup time		30	—	ns
t _{DH68}		Data hold time		10	—	ns
t _{ACC68}		Read access time	C _L = 100pF	—	70	ns
t _{OD68}		Output disable time		10	50	ns
t _{CSSA68}	CS1/CS0	Chip select setup time		10	—	ns
t _{CSD68}				10	—	ns
t _{CSH68}				20	—	ns

Serial bus timing characteristics

At Ta= 0°C to +50°C




Figure 5 : Serial Bus Timing Characteristics

(VDD=2.4V to 3.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS}	CD	Address setup time		15	—	ns
t _{AHS}		Address hold time		40	—	ns
t _{CYS}	SCK	System cycle time		250	—	ns
t _{LPWS}		Low pulse width		100	—	ns
t _{HPWS}		High pulse width		100	—	ns
t _{DSS}	SDA	Data setup time		90	—	ns
t _{DHS}		Data hold time		90	—	ns
t _{CSSAS} t _{CSSDS} t _{CSHS}	CS1/CS0	Chip select setup time		10 10 150		ns

(VDD=3.0V to 4.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS}	CD	Address setup time		10	—	ns
t _{AHS}		Address hold time		20	—	ns
t _{CYS}	SCK	System cycle time		200	—	ns
t _{LPWS}		Low pulse width		75	—	ns
t _{HPWS}		High pulse width		75	—	ns
t _{DSS}	SDA	Data setup time		50	—	ns
t _{DHS}		Data hold time		50	—	ns
t _{CSSAS} t _{CSSDS} t _{CSHS}	CS1/CS0	Chip select setup time		10 10 100		ns

Serial bus timing characteristics

At Ta= 0°C to +50°C




Figure 6 : Reset Characteristics

(VDD=2.4V to 3.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{RW}	RST	Reset low pulse width		240	—	ns

(VDD=3.0V to 4.0V)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{RW}	RST	Reset low pulse width		200	—	ns