



**SPECIFICATION**  
**FOR**  
**LCD MODULE TYPE**  
**ITEM NO.: BT 21605AVB-03**  
**BT 21605AVB-YETF-LED04-I2C(HD66717)**  
**WITHOUT CONNECTOR**

**(DOC. REVISION 0.0)**

| DEPARTMENT  | NAME         | SIGNATURE                                                                            | EFFECTIVE DATE |
|-------------|--------------|--------------------------------------------------------------------------------------|----------------|
| PREPARED BY | PHILIP CHENG |  | 2000.11.03     |
| APPROVED BY | K.P.HO       |   | 2000.11.03     |

**SPECIFICATION**

**FOR**

**LCD MODULE TYPE**

**ITEM NO.: BT 21605AVB-03**

**BT 21605AVB-YETF-LED04-I2C(HD66717)**

**WITHOUT CONNECTOR**

**(DOC. REVISION 0.0)**

| DEPARTMENT  | NAME         | SIGNATURE | EFFECTIVE DATE |
|-------------|--------------|-----------|----------------|
| PREPARED BY | PHILIP CHENG |           | 2000.11.03     |
| APPROVED BY | K.P.HO       |           | 2000.11.03     |

DATA MODUL AG Landsberger Str. 322 80687 München Tel.: 089/ 56017-0 Fax 089/ 56017-119 [www.data-modul.de](http://www.data-modul.de)

## **CONTENT**

|                                                                                      |      |
|--------------------------------------------------------------------------------------|------|
| 1. GENERAL DESCRIPTION .....                                                         | P.1  |
| 2. MECHANICAL SPECIFICATIONS .....                                                   | P.1  |
| 3. ABSOLUTE MAXIMUM RATINGS .....                                                    | P.4  |
| 3.1 ELECTRICAL MAXIMUM RATINGS (Ta=+25°C) .....                                      | P.4  |
| 3.2 ENVIRONMENTAL CONDITION .....                                                    | P.4  |
| 4. ELECTRICAL SPECIFICATIONS .....                                                   | P.5  |
| 4.1 INTERFACE SIGNALS .....                                                          | P.5  |
| 4.2 TYPICAL ELECTRICAL CHARACTERISTICS .....                                         | P.6  |
| 4.3 TIMING SPECIFICATIONS.....                                                       | P.7  |
| 4.4 RELATION BETWEEN CHARACTER CODES AND CHARACTER<br>PATTERNS (ROM CODE: A03) ..... | P.9  |
| 4.5 SLAVE ADDRESS SELECTABLE (JUMPER SET).....                                       | P.10 |
| 4.6 I <sup>2</sup> C OR CLOCK SYNCHRONIZED SERIAL INTERFACE<br>SELECTABLE.....       | P.10 |
| 4.7 EXTERNAL OR INTERNAL VLCD SELECTABLE.....                                        | P.10 |
| 4.8 TIMING DIAGRAM OF V <sub>DD</sub> AGAINST V5.....                                | P.11 |

**Specification  
for  
LCD Module Type  
Item No.: BT 21605AVB-03  
BT 21605AVB-YETF-LED04-I2C(HD66717)  
WITHOUT CONNECTOR**

**1. General Description**

- 2 lines x 16 characters in a 5 x 8 dot matrix STN Positive Green-Yellow Transflective LCD Character Module.
- Driving scheme: 1/34 multiplexed drive, 1/6 bias.
- Optimal view direction: 6 o'clock.
- Driving IC : 'HITACHI' HCD66717A03BP (Gold Bump) or equivalent LCD Controller/Driver.
- Serial interfacing: I<sup>2</sup>C-bus or clock-synchronized serial interface.
- Built-in Booster circuit.
- Temperature compensation.
- Yellow-green LED04 backlight.

**2. Mechanical Specifications**

The mechanical detail is shown in Figure 1 and summarized in Table 1 below.

Table 1

| Parameter          | Specifications                       | Unit  |
|--------------------|--------------------------------------|-------|
| Outline dimensions | 80.0(W) x 36.0(H) x 13.0 MAX.(D)     | mm    |
| Viewing area       | 61.0(W) x 15.8(H)                    | mm    |
| Display format     | 2 lines x 16 characters (5 x 8 dots) | -     |
| Character size     | 2.95(W) x 5.55(H)                    | mm    |
| Character spacing  | 0.60(W) x 0.40(H)                    | mm    |
| Character pitch    | 3.55(W) x 5.95(H)                    | mm    |
| Dot size           | 0.55(W) x 0.65(H)                    | mm    |
| Dot spacing        | 0.05(W) x 0.05(H)                    | mm    |
| Dot pitch          | 0.60(W) x 0.70(H)                    | mm    |
| Weight             | Approx. 36.6                         | grams |




Figure 1: Outline drawing.




Figure 2: Block Diagram

### 3. Absolute Maximum Ratings

#### 3.1 Electrical Maximum Ratings (Ta = +25 °C)

Table 2

| Parameter                    | Symbol    | Min. | Max.     | Unit | Remark |
|------------------------------|-----------|------|----------|------|--------|
| Supply voltage range (Logic) | VDD - GND | -0.3 | +7.0     | V    | 1      |
| Supply voltage               | VDD-V0    | -0.3 | +15.0    | V    | 1,2    |
| Input voltage range          | Vi        | -0.3 | VDD +0.3 | V    | 1      |

Note

1) The modules may be destroyed if they are used beyond the absolute maximum ratings.  
All voltage values are referenced to GND = 0V.

2.)  $VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5 \geq V0$  must be maintained.

#### 3.2 Environmental Conditions

Table 3

| Item                                                                       | Operating Temperature<br>(T <sub>opr</sub> ) |       | Storage Temperature<br>(T <sub>stg</sub> ) |       | Remark          |
|----------------------------------------------------------------------------|----------------------------------------------|-------|--------------------------------------------|-------|-----------------|
|                                                                            | Min.                                         | Max.  | Min.                                       | Max.  |                 |
| Ambient Temperature                                                        | -20°C                                        | +70°C | -30°C                                      | +80°C | Dry             |
| Humidity                                                                   | Note 1                                       |       | Note 1                                     |       | no condensation |
| Vibration (IEC 68-2-6)<br>cells must be mounted<br>on a suitable connector | Note 2                                       |       | Note 2                                     |       | 3 directions    |
| Shock (IEC 68-2-27)<br>Half-sine pulse shape                               | Note 3                                       |       | Note 3                                     |       | 3 directions    |

Note 1: 95% max. RH for Ta ≤ 40°C  
< 95% RH for Ta > 40°C

Note 2: Frequency: 10 ~ 55 Hz  
Amplitude: 0.75 mm  
Duration: 20 cycles in each direction.

Note 3: Pulse duration: 11 ms  
Peak acceleration:  $981 \text{ m/s}^2 = 100g$   
Number of shocks: 3 shocks in 3 mutually perpendicular axes.



## 4. Electrical Specifications

### 4.1 Interface signals

Table 4: Pin assignment of 9 pin connection

| Pin No. | Symbol | Description                                                                                                                                                                                                                          |
|---------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | V0     | Negative power supply for LCD driving voltage.                                                                                                                                                                                       |
| 2       | RESET  | Reset pin. Initializes the LSI when low.                                                                                                                                                                                             |
| 3       | CS     | Selects the HD66717 during clock-synchronized serial mode:<br>Low: HD66717 is selected and can be accessed.<br>High: HD66717 is not selected and cannot be accessed.<br><br>Must be grounded (CS="L") for I <sup>2</sup> C bus mode. |
| 4       | GND    | Ground (0V)                                                                                                                                                                                                                          |
| 5       | VDD    | Power supply for logic.                                                                                                                                                                                                              |
| 6       | SCL    | Inputs serial clock pulses during I <sup>2</sup> C bus mode and clock-synchronized serial mode.                                                                                                                                      |
| 7       | SDL    | Inputs serial (receive) data and outputs the acknowledge bit during I <sup>2</sup> C bus mode;<br>Inputs serial (receive) data during clock-synchronized serial mode.                                                                |
| 8       | LED+   | Anode of LED backlight                                                                                                                                                                                                               |
| 9       | LED-   | Cathode of LED backlight                                                                                                                                                                                                             |

**4.2 Typical Electrical Characteristics****10/15****At Ta = +25 °C, VDD = +3.0V±5%, GND=0V.**Table 5(A)

| Parameter                                       | Symbol                      | Condition                                              | Min.   | Typ. | Max.   | Unit |
|-------------------------------------------------|-----------------------------|--------------------------------------------------------|--------|------|--------|------|
| Operating voltage (Logic)                       | VDD-GND                     |                                                        | 2.85   | 3.0  | 3.15   | V    |
| Operating voltage for LCD                       | V <sub>LCD</sub><br>=VDD-V5 | VDD=3V,<br>Note 1 & 2                                  | 6.9    | 7.2  | 7.5    | V    |
| Operating supply current (Logic & LCD)          | I <sub>DD</sub>             | VDD=3V,<br>Checker board mode                          | -      | 0.3  | 0.45   | mA   |
| Operating current for negative LCD power supply | I <sub>O</sub>              | VDD=3V,<br>Checker board mode,<br>Note 1               | -      | 0.06 | 0.1    | mA   |
| Input signal voltage low                        | V <sub>IL</sub>             | VDD=2.85V to 3.0V                                      | -0.3   | -    | 0.5VDD | V    |
|                                                 |                             | VDD=3.0V to 3.15V                                      | -0.3   | -    | 0.6    |      |
| Input signal voltage high                       | V <sub>IH</sub>             |                                                        | 0.7VDD | -    | VDD    | V    |
| Supply voltage of yellow-green LED04 backlight  | VLED                        | Supply current<br>=90mA.<br>Number of<br>LED chips=18. | 3.8    | 4.1  | 4.5    | V    |

**At Ta = +25 °C, VDD = +5.0V±5%, GND=0V.**Table 5(B)

| Parameter                                       | Symbol                      | Condition                                              | Min.   | Typ. | Max. | Unit |
|-------------------------------------------------|-----------------------------|--------------------------------------------------------|--------|------|------|------|
| Operating voltage (Logic)                       | VDD-GND                     |                                                        | 4.75   | 5.0  | 5.25 | V    |
| Operating voltage for LCD                       | V <sub>LCD</sub><br>=VDD-V5 | VDD=5V,<br>Note 1 & 2                                  | 6.9    | 7.2  | 7.5  | V    |
| Operating supply current (Logic & LCD)          | I <sub>DD</sub>             | VDD=5V,<br>Checker board mode                          | -      | 0.6  | 0.9  | mA   |
| Operating current for negative LCD power supply | I <sub>O</sub>              | VDD=5V,<br>Checker board mode,<br>Note 1               | -      | 0.06 | 0.1  | mA   |
| Input signal voltage low                        | V <sub>IL</sub>             |                                                        | -0.3   | -    | 0.6  | V    |
| Input signal voltage high                       | V <sub>IH</sub>             |                                                        | 0.7VDD | -    | VDD  | V    |
| Supply voltage of yellow-green LED04 backlight  | VLED                        | Supply current<br>=90mA.<br>Number of<br>LED chips=18. | 3.8    | 4.1  | 4.5  | V    |

Note 1:

There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

Note 2:

V5 is represented by the test point V0 in the silk screen in PCB.

### 4.3 Timing Specifications

#### I<sup>2</sup>C Bus Interface Operation

At Ta = -20 °C to +70 °C, VDD = +3.0V±5%, GND=0V.

Refer to Fig.2, I<sup>2</sup>C Bus interface timing diagram.

Table 6

| Item                         | Symbol           | Min  | Typ | Max | Unit | Test Condition |
|------------------------------|------------------|------|-----|-----|------|----------------|
| SCL clock cycle time         | $t_{SCL}$        | 2    | —   | 20  | μs   | Figure 2       |
| SCL clock high-level width   | $t_{SCLH}$       | 500  | —   | —   | ns   |                |
| SCL clock low-level width    | $t_{SCLL}$       | 1000 | —   | —   | —    |                |
| SCL/SDA rise/fall time       | $t_{Sr}, t_{Sf}$ | —    | —   | 300 | —    |                |
| Bus free time                | $t_{BUF}$        | 140  | —   | —   | —    |                |
| Start hold time              | $t_{STAH}$       | 500  | —   | —   | —    |                |
| Retransmit start set-up time | $t_{STAS}$       | 500  | —   | —   | —    |                |
| Stop set-up time             | $t_{STOS}$       | 500  | —   | —   | —    |                |
| SDA data set-up time         | $t_{SDAS}$       | 140  | —   | —   | —    |                |
| SDA data hold time           | $t_{SDAH}$       | 0    | —   | —   | —    |                |

At Ta = -20 °C to +70 °C, VDD = +5.0V±5%, GND=0V.

Refer to Fig.2, I<sup>2</sup>C Bus interface timing diagram.

Table 7

| Item                         | Symbol           | Min  | Typ | Max | Unit | Test Condition |
|------------------------------|------------------|------|-----|-----|------|----------------|
| SCL clock cycle time         | $t_{SCL}$        | 2    | —   | 20  | μs   | Figure 2       |
| SCL clock high-level width   | $t_{SCLH}$       | 500  | —   | —   | ns   |                |
| SCL clock low-level width    | $t_{SCLL}$       | 1000 | —   | —   | —    |                |
| SCL/SDA rise/fall time       | $t_{Sr}, t_{Sf}$ | —    | —   | 300 | —    |                |
| Bus free time                | $t_{BUF}$        | 100  | —   | —   | —    |                |
| Start hold time              | $t_{STAH}$       | 500  | —   | —   | —    |                |
| Retransmit start set-up time | $t_{STAS}$       | 500  | —   | —   | —    |                |
| Stop set-up time             | $t_{STOS}$       | 500  | —   | —   | —    |                |
| SDA data set-up time         | $t_{SDAS}$       | 100  | —   | —   | —    |                |
| SDA data hold time           | $t_{SDAH}$       | 0    | —   | —   | —    |                |




Figure 2 : I<sup>2</sup>C Bus Interface Timing.

## Clock-Synchronized Serial Interface Operation

12/15

At  $T_a = -20\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ ,  $V_{DD} = +3.0\text{V} \pm 5\%$  or  $V_{DD} = +5.0\text{V} \pm 5\%$ ,  $GND=0\text{V}$ .

Refer to Fig.3, Clock-Synchronized Serial Interface Timing.

Table 8

| Item                          | Symbol             | Min | Typ | Max | Unit          | Test Condition |
|-------------------------------|--------------------|-----|-----|-----|---------------|----------------|
| Serial clock cycle time       | $t_{SCYC}$         | 1   | —   | 20  | $\mu\text{s}$ | Figure 3       |
| Serial clock high-level width | $t_{SCH}$          | 400 | —   | —   | ns            |                |
| Serial clock low-level width  | $t_{SCL}$          | 400 | —   | —   |               |                |
| Serial clock rise/fall time   | $t_{SCR}, t_{SCF}$ | —   | —   | 50  |               |                |
| Chip select set-up time       | $t_{CSU}$          | 60  | —   | —   |               |                |
| Chip select hold time         | $t_{CH}$           | 200 | —   | —   |               |                |
| Serial input data set-up time | $t_{SISU}$         | 200 | —   | —   |               |                |
| Serial input data hold time   | $t_{SIH}$          | 200 | —   | —   |               |                |




Figure 3: Clock-Synchronized Serial Interface Timing

## Reset Timing

At  $T_a = -20\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ ,  $V_{DD}=+3.0\text{V} \pm 5\%$  or  $V_{DD}=+5.0\text{V} \pm 5\%$ ,  $GND=0\text{V}$ .

Refer to Fig.4, Reset timing diagram.

Table 9

| Parameters            | Symbol    | Min. | Typ. | Max. | Unit |
|-----------------------|-----------|------|------|------|------|
| Reset low-level width | $t_{RES}$ | 10   | -    | -    | ms   |




Figure 4 : Reset Timing Diagram

## 4.4 Relation between Character Codes and Character Patterns (ROM code: A03)

13/15

| Upper<br>Lower<br>bits |                  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|------------------------|------------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| xxxx 0000              | CG<br>RAM<br>(1) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 0001              | CG<br>RAM<br>(2) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 0010              | CG<br>RAM<br>(3) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 0011              | CG<br>RAM<br>(4) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 0100              | CG<br>RAM<br>(1) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 0101              | CG<br>RAM<br>(2) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 0110              | CG<br>RAM<br>(3) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 0111              | CG<br>RAM<br>(4) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1000              | CG<br>RAM<br>(1) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1001              | CG<br>RAM<br>(2) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1010              | CG<br>RAM<br>(3) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1011              | CG<br>RAM<br>(4) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1100              | CG<br>RAM<br>(1) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1101              | CG<br>RAM<br>(2) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1110              | CG<br>RAM<br>(3) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| xxxx 1111              | CG<br>RAM<br>(4) |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |

**4.5 Slave Address Selectable. ( Jumper Set )**

|   | ID 5 | ID4 | ID3 | ID2 | ID1  | ID0  |
|---|------|-----|-----|-----|------|------|
| 1 | JP1  | JP3 | JP5 | JP7 | JP9  | JP11 |
| 0 | JP2  | JP4 | JP6 | JP8 | JP10 | JP12 |

Default. 011100 Short JP 2, 3, 5, 7, 10, 12

**4.6 I<sup>2</sup>C or Clock Synchronized Serial Interface Selectable**


|                              | Short        | Open |
|------------------------------|--------------|------|
| I <sup>2</sup> C ( Default ) | JP15, 17, 21 | Jp22 |
| Clock Synchronized Serial    | JP14, 17, 22 | JP21 |

**4.7 External or Internal VLCD Selectable**

|                            | Open          | Short        |
|----------------------------|---------------|--------------|
| External VLCD ( V0 )       | JP 18, 19, 20 | /            |
| Internal VLCD ( 5V Input ) | JP 13,18, 19  | JP 20        |
| Internal VLCD ( 3V Input ) | JP 20         | JP 13,18, 19 |

#### 4.8 Timing Diagram of $V_{DD}$ Against V5.

Power on sequence shall meet the requirement of Figure 5, the timing diagram of  $V_{DD}$  against V5.



Note :

V5 is represented by the test point V0 in the silk screen in PCB.

Figure 5: Timing Diagram of  $V_{DD}$  Against V5.