www.austriamicrosystems.com

Figure 1. Block Diagram

## AS5130 8 Bit Programmable Magnetic Rotary Encoder with Motion Detection & Multiturn

# **1** General Description


The AS5130 is a contactless magnetic rotary encoder for accurate angular measurement over a full turn of 360°. It is a system-on-chip, combining integrated Hall elements, analog front end and digital signal processing in a single device. The angle can be measured using only a simple two-pole magnet rotating over the center of the chip. The magnet may be placed above or below the IC. The absolute angle measurement provides instant indication of the magnet's angular position with a resolution of 8 bit = 256 positions per revolution. This digital data is available as a serial bit stream and as a PWM signal. The AS5130 can be operated in pulsed mode (Vsupply=off), which reduces the average power consumption significantly. During Vsupply=off, the measured angle can be stored using an internal storage register supplied by a low power voltage line. This mode achieves very low power consumption during polling of the rotary position of the magnet. If the position of the magnet changes, then the motion detection feature wakes up an external system. The device is capable of counting the amount of magnet revolutions. The multi turn counter value is stored in a register and can be read in addition to the angle information. Furthermore, any arbitrary position can be set as zero-position. The system is tolerant to misalignment, air gap variations, temperature variations and external magnetic fields and high reliability due to non-contact sensing.

## 2 Key Features

- 360° contactless angular position encoding
- Two digital 8-bit absolute outputs:
  - Serial interface
  - Pulse width modulated (PWM) output
- User programmable zero position
- High speed: up to 30000 rpm
- Failure detection mode for magnet placement monitoring and loss of power supply
- Wide temperature range: 40°C to + 125°C
- Multi Turn counter / Movement detection
- Small Pb-free package: SSOP-16 (5,3mm x 6,2mm)
- Automotive qualified to AEC-Q100, grade 1

# **3** Applications

The AS5130 is an ideal solution for Ignition key position sensing, Steering wheel position sensing, Transmission gearbox encoder, Front panel rotary switches and replacement of Potentiometers.



a leap ahead

**DataSheet** 

**22** austria**micro**systems


## Contents

| 1 | General Description  | 1    |
|---|--|------|
| 2 | Key Features   | 1    |
| 3 | Applications   | 1    |
| 4 | Pin Assignments  | 4    |
|   | Pin Descriptions   | 4    |
| 5 | Absolute Maximum Ratings   | 5    |
|   | Electrical Characteristics   |      |
|   | Timing Characteristics   |      |
|   | Magnetic Input Range   |      |
| 7 | Detailed Description   | 10   |
| • | Connecting the AS5130  | -    |
|   | Serial 3-Wire Connection (Default Setting)                                   |      |
|   | Serial 3-Wire Connection (OTP Programming Option)                            |      |
|   | 1-Wire PWM Connection  |      |
|   | Analog Output  |      |
|   | Analog Sin/Cos Outputs with External Interpolator                            | . 14 |
|   | Serial Synchronous Interface (SSI)   | 15   |
|   | Commands of the SSI in Normal Mode   | . 15 |
|   | Commands of the SSI in Extended Mode   | . 16 |
|   | Multi Turn Counter   | 19   |
|   | AS5130 Status Indicators   |      |
|   | Lock Status Bit  |      |
|   | Magnetic Field Strength Indicators   |      |
|   | "Pushbutton" Feature   |      |
|   | High Speed Operation   |      |
|   | Propagation Delay  |      |
|   | Sampling Rate  |      |
|   | Chip Internal Lowpass Filtering<br>Digital Readout Rate                      |      |
|   | Total Propagation Delay of the AS5130  |      |
|   | Reduced Power Modes  |      |
|   | Low Power Mode   |      |
|   | Power Cycling Mode   |      |
|   | Polling Mode   |      |
| 8 | Application Information  | 27   |
|   | Benefits of AS5130   | 27   |
|   | Application Example 1  | 27   |
|   | Application Example II 3-wire sensor with magnetic field strength indication | 27   |
|   | Application Example III: Low-power encoder                                   | 28   |
|   | Application Example IV: Polling mode   | 29   |
|   | Accuracy of the Encoder system   | 29   |
|   | Quantization Error   | . 29 |
|   | Vertical Distance of the Magnet  | . 31 |
|   | Choosing the Proper Magnet   |      |
|   | Magnet Placement   | . 32 |

| Lateral Displacement of the Magnet | . 34 |
|------------------------------------|------|
| Magnet Size                        | . 35 |
| 9 Package Drawings and Markings    |      |
| Recommended PCB Footprint          | 38   |
| 10 Ordering Information            | 39   |

# **4** Pin Assignments

Figure 2. Pin Assignments (Top View)



## **Pin Descriptions**

Table 1. Pin Descriptions

| Pin Name  | Pin Number | Description   |
|-----------|------------|---|
| CAO       | 1          | Indicates if the magnetic field is present. If the field is too low, the signal is HI.                      |
| PROG      | 2          | <b>OTP Programming Pad, programming voltage.</b> For normal operation it must be left unconnected.          |
| VSS       | 3          | Supply Ground.  |
| SINP      | 4          | Used for factory testing. For normal operation it must be left unconnected.                                 |
| SINN      | 5          | Used for factory testing. For normal operation it must be left unconnected.                                 |
| COSP      | 6          | Used for factory testing. For normal operation it must be left unconnected.                                 |
| COSN      | 7          | Used for factory testing. For normal operation it must be left unconnected.                                 |
| Test Coil | 8          | Test pin. Must be left unconnected.   |
| DCLK      | 9          | Clock Source for SSI communication. Schmitt trigger input.  |
| CS        | 10         | Chip Select for SSI. Active high. Schmitt trigger input.  |
| DIO       | 11         | Data input / output for SSI communication.  |
| AVdd      | 12         | Positive Supply Voltage 5V.   |
| C1        | 13         | Test mode selector. For normal operation it must be connected to VSS.                                       |
| WAKE      | 14         | <b>Interrupt output.</b> Used for polling mode. Open Drain NMOS. Use pull-up resistor with >1.5k $\Omega$ . |
| PWM       | 15         | Pulse Width Modulation output. 0.5us width step per LSB.  |
| DVdd      | 16         | Pin to connect to low power supply for polling mode. Must be connected to VSS in normal mode.               |

# **5** Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 6 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Table 2. | Absolute | Maximum | Ratings |
|----------|----------|---------|---------|
|----------|----------|---------|---------|

| Parameter                          | Min     | Max   | Units | Comments  |
|------------------------------------|---------|-------|-------|---|
| Supply Voltage                     | 0.3     | 7     | V     | Only relevant for polling operation mode,<br>supply voltage with capacitor of the<br>integrated storage register during t <sub>off</sub> phase<br>of AVDD   |
| Input Pin Voltage                  | Vss-0.5 | AVDD  | V     |   |
| Input Current (latchup immunity)   | -100    | 100   | mA    | Norm: EIA/JESD78 ClassII Level A  |
| Electrostatic Discharge            |         | ±2    | kV    | Norm: JESD22-A114E  |
| Package Thermal Resistance SSOP-16 |         | 137.1 | K/W   | Still Air / Single Layer PCB  |
| Package Thermal Resistance SSOP-16 | 70      | 86    | K/W   | Still Air / Multi Layer PCB, JEDEC Standard<br>Testboard  |
| Storage Temperature                | -55     | 125   | °C    |   |
| Ambient Temperature                | -40     | 125   | °C    |   |
| Junction Temperature               |         | 150   | °C    |   |
| Package body temperature           |         | 260   | °C    | Norm: IPC/JEDEC J-STD-020C.<br>The reflow peak soldering temperature (body<br>temperature) specified is in accordance with<br>IPC/JEDEC J-STD-020C "Moisture/Reflow<br>Sensitivity Classification for Non-Hermetic<br>Solid State Surface Mount Devices".<br>The lead finish for Pb-free leaded packages<br>is matte tin (100% Sn). |
| Humidity non-condensing            | 5       | 85    | %     |   |



# **6** Electrical Characteristics

TAMB = -40 to  $125^{\circ}$ C, unless otherwise noted.

Table 3. Electrical Characteristics

| Symbol             | Parameter                   | Conditions  | Min     | Тур   | Max   | Units      |
|--------------------|-----------------------------|---|---------|-------|-------|------------|
| AVdd               | Positive Supply Voltage     | Except OTP programming  | 4.5     | 5     | 5.5   | V          |
| DVdd               | Polling Mode Supply Voltage |   | 3.6     | 5     | 5.5   | V          |
| IDD                | Power Supply Current        |   |         |       | 19    | mA         |
| l <sub>off</sub>   | Power Down Mode             |   |         | 1.4   | 2     | mA         |
| N                  | Resolution                  |   |         | 8     |       | bit        |
| IN                 |                             |   |         | 1.406 |       |            |
|                    |                             | Startup from zero   |         |       | 2000  |            |
| T <sub>PwrUp</sub> | Power Up Time               | Startup with preset AGC<br>(Supplied during t <sub>off</sub> phase of AV <sub>DD</sub><br>from the external buffer capacitor via<br>DV <sub>DD</sub> pin) |         |       | 250   | μs         |
|                    |                             | Startup from sleep power mode   |         |       | 150   |            |
| t <sub>da</sub>    | Propagation Delay           | Analog signal path; over full<br>temperature range  |         | 15    | 17    | μs         |
| t <sub>dd</sub>    | Tracking rate               | Step rate of tracking ADC;<br>1 step = 1.406°   | 0.85    | 1.15  | 1.45  | μs         |
| t <sub>delay</sub> | Signal Processing Delay     | Total signal processing delay,<br>Analog + Digital + SSI readout<br>(t <sub>da</sub> + t <sub>dd</sub> + t <sub>SSI</sub> )                               |         |       | 21.55 | μs         |
| Т                  | Analog filter time constant | Internal lowpass filter   | 4.1 6.6 |       | 12.5  | μs         |
|                    |                             | Centered Magnet   | -2      |       | 2     |            |
| INL <sub>cm</sub>  | Accuracy                    | Within horizontal displacement radius (see parameters for magnet)   | -3      |       | 3     |            |
| TN                 | Transition Noise            | rms (1 sigma)   |         |       | 0.235 |            |
| PORr               |                             | VDD rising  | 3,7     | 4     | 4,3   | V          |
| PORf               | Power-On-Reset levels       | VDD falling   | 3,4     | 3,7   | 3,9   | V          |
| Hyst               |                             | Hysteresis   POR <sub>r</sub> - POR <sub>f</sub>  |         | 500   |       | mV         |
| Parameters         | s for Magnet                |   |         |       |       |            |
| n                  | Rotational Speed            | Frequencies above 1000 rpm<br>causes an additional not specified<br>DNL Error   | -30000  |       | 30000 | rpm        |
| Ν                  | Resolution                  |   |         |       | 8     | bit        |
| MD                 | Magnet diameter             | Diametrically magnetized  |         | 6     |       | mm         |
| MT                 | Magnet thickness            |   |         | 2.5   |       | mm         |
| Bi                 | Magnetic input range        | Valid for use of full range of sensitivity  | 32      |       | 75    | mT         |
| s                  | Magnetic Sensitivity of AGC | AGC value available at SSI  | 0.5     |       | 5     | LSB/<br>mT |
| B <sub>DC</sub>    | Magnetic Offset             | Magnetic stray field without gradient   |         |       | 4     | mT         |

| Table 3. | Electrical | Characteristics | (Continued) |
|----------|------------|-----------------|-------------|
|----------|------------|-----------------|-------------|

| Symbol                | Parameter   | Conditions  | Min          | Тур   | Max          | Units |
|-----------------------|---|---|--------------|-------|--------------|-------|
|                       |   | Startup from zero   |              |       | 2000         |       |
| T <sub>PwrUp</sub>    | Power up time                                     | Startup with preset AGC<br>(Supplied during t <sub>off</sub> phase of AV <sub>DD</sub><br>from the external buffer capacitor via<br>DV <sub>DD</sub> pin) |              |       | 250          | us    |
|                       |   | Startup from sleep power mode   |              |       | 150          |       |
| V <sub>out_wake</sub> | Wake up output                                    | Open drain output with tri-state behavior, see Fig 10   |              |       | 5            | V     |
| Wake <sub>LSB</sub>   | Angle difference threshold for wake up generation | Factory setting is 4 LSB, value is<br>accessible by SSI in buffered<br>register and can be changed by<br>customer.  | 0            |       | 127          | LSB   |
| DC/AC Cha             | aracteristics for Digital Inputs a                | and Outputs   |              |       |              |       |
| CMOS Inpu             | t   |   |              |       |              |       |
| V <sub>IH</sub>       | High level Input voltage                          |   | 0.7 x<br>Vdd |       |              | V     |
| V <sub>IL</sub>       | Low level Input Voltage                           |   |              |       | 0.3 x<br>VDD | V     |
| I <sub>LEAK</sub>     | Input Leakage Current                             |   |              |       | 1            | μA    |
|                       |   | CMOS Output   |              |       |              |       |
| V <sub>OH</sub>       | High level Output voltage                         |   | Vdd -<br>0.5 |       |              | V     |
| V <sub>OL</sub>       | Low level Output Voltage                          |   |              |       | VSS +<br>0.4 | V     |
| CL                    | Capacitive Load                                   |   |              |       | 35           | pF    |
| t <sub>slew</sub>     | Slew Rate   | External capacitive load C_L = 35pF   |              |       | 30           | ns    |
| t <sub>delay</sub>    | Time Rise Fall                                    | External series resistance $R = 0\Omega$<br>Junction temperature $T_J = 136^{\circ}C$<br>Rise time of the internal driver t_rise<br>= 3ns                 |              |       | 15           | ns    |
|                       |   | Fall time of the internal driver t_fall =<br>3ns  |              |       |              |       |
| Programmi             | ing Parameters                                    |   |              |       |              |       |
| V <sub>PROG</sub>     | Programming Voltage                               | static voltage at pin PROG  | 8.0          |       | 8.5          | V     |
| I <sub>PROG</sub>     | Programming Current                               |   |              |       | 100          | mA    |
| Tamb <sub>PROG</sub>  | Programming ambient temperature                   | during programming  | 0            |       | 85           | °C    |
| t <sub>PROG</sub>     | Programming time                                  | timing is internally generated  | 2            |       | 4            | μs    |
| V <sub>R,prog</sub>   | Analog readback voltage                           | during Analog Readback mode at  |              |       | 0.5          | V     |
| V <sub>R,unprog</sub> | Analog readback voltage                           | pin PROG 2,2  |              | 3,5   | v            |       |
| 8-bit PWM             | output  |   |              |       |              |       |
| N <sub>PWM</sub>      | PWM resolution                                    |   |              | 8     |              | bit   |
| PW <sub>MIN</sub>     | PWM pulse width                                   | angle = 0° (00 <sub>H</sub> )   | 0,59         | 0,556 | 0,526        | μs    |
| PW <sub>MAX</sub>     | PWM pulse width                                   | angle = 358.6° (FF <sub>H</sub> )   | 150,9        | 142,3 | 134,61       | μs    |
| $PW_P$                | PWM period  | over full temperature range   | 151,5        | 142,8 | 135          | μs    |
| f <sub>PWM</sub>      | PWM frequency                                     | =1 / PWM period   | 6,6          | 7     | 7,4          | kHz   |
|                       |   |   |              |       |              |       |

| Symbol              | Parameter          | Conditions                      | Min   | Units |     |     |  |
|---------------------|--------------------|---------------------------------|-------|-------|-----|-----|--|
| Hyst                | Digital hysteresis | at change of rotation direction |       | bit   |     |     |  |
| Serial 8-bit Output |                    |                                 |       |       |     |     |  |
| fCLK                |                    |                                 |       |       | 6   | MHz |  |
| t <sub>CLK</sub>    | Clock Frequency    | Normal operation                | 166.6 |       |     | ns  |  |
| fclк, P             | Clock Frequency    | During OTP programming          | 250   |       | 500 | kHz |  |

## **Timing Characteristics**

TAMB = -40 to  $125^{\circ}$ C, unless otherwise noted.

Table 4. Timing Characteristics

| Symbol | Parameter  | Conditions | Min         | Тур | Max          | Units |
|--------|--|------------|-------------|-----|--------------|-------|
| tO     | Rising CLK to CS   |            | 15          |     |              | ns    |
| t1     | Chip select to positive edge of CLK  |            | 15          |     |              | ns    |
| t2     | Chip select to drive bus externally  |            |             |     |              | ns    |
| t3     | Setup time command bit,<br>Data valid to positive edge of CLK                  |            | 30          |     |              | ns    |
| t4     | Hold time command bit,<br>Data valid after positive edge of CLK                |            | 30          |     |              | ns    |
| t5     | Float time,<br>Positive edge of CLK for last<br>command bit to bus float       |            | 30          |     | CLK/2        | ns    |
| t6     | Bus driving time,<br>Positive edge of CLK for last<br>command bit to bus drive |            | CLK/2<br>+0 |     | CLK/2<br>+30 | ns    |
| t7     | Setup time data bit,<br>Data valid to positive edge of CLK                     |            | CLK/2<br>+0 |     | CLK/2<br>+30 | ns    |
| t8     | Hold time data bit,<br>Data valid after positive edge of CLK                   |            | CLK/2<br>+0 |     | CLK/2<br>+30 | ns    |
| t9     | Hold time chip select,<br>Positive edge CLK to negative edge<br>of chip select |            | 30          |     |              | ns    |
| t10    | Bus floating time,<br>Negative edge of chip select to float<br>bus             |            | 0           |     | 30           | ns    |
| tто    | Timeout period in 2-wire mode (from rising edge of CLK)                        |            | 20          |     | 24           | μs    |

## **Magnetic Input Range**

The magnetic input range is defined by the AGC loop. This regulating loop keeps the Hall sensor output in the optimum range for low SNR by adjusting the Hall bias current. This loop can adjust to a magnetic field strength variation of  $\pm 38\%$ . The AGC output voltage is an indicator for the magnetic field.

The nominal magnetic field for a balanced AGC is defined by the Hall bias and the Hall sensitivity and can be set by a variable gain in the signal path. The gain can be set in 8 steps in the OTP or by the SSI in a mirror register. The resulting magnetic input range is a value of  $B_{nominal}\pm 38\%$  inside of a range of  $32mT \dots 75mT$ , if the trimming is performed by the customer.

| Setting            | 0         | 1    | 2   | 3   | 4    | 5   | 6   | 7         |
|--------------------|-----------|------|-----|-----|------|-----|-----|-----------|
| Binary             | 000       | 001  | 010 | 011 | 100  | 101 | 110 | 111       |
| Gain A             | 0.9       | 1.05 | 1.2 | 1.4 | 1.65 | 1.9 | 2.2 | 2.55      |
| B <sub>limit</sub> | Max. 75mT |      |     |     |      |     |     | Min. 32mT |

Table 5. Magnetic Input Range



# 7 Detailed Description


## Connecting the AS5130


The AS5130 can be connected to an external controller in several ways as listed below:

- Serial 3-wire connection (default setting)
- Serial 3-wire connection (OTP programming option)
- 1-wire PWM connection
- Analog output
- Analog Sin/Cos outputs with external interpolator


### Serial 3-Wire Connection (Default Setting)

In this mode, the AS5130 is connected to the external controller via three SSI signals: Chip Select (CS), Clock (CLK) input and DIO (Data) in/output. This configuration not only helps to read and write data but also defines different operation modes. The data transfer in all cases is done via the DIO port.





#### Figure 4. Normal Operation Mode



#### Table 6. Serial Bit Sequence (16bit read/write)

| v  | Vrite | Com | mano | ł  |     |     |     |     |     |     | Rea | d/Wri | te Da | ta |    |    |    |    |    |    |
|----|-------|-----|------|----|-----|-----|-----|-----|-----|-----|-----|-------|-------|----|----|----|----|----|----|----|
| C4 | C3    | C2  | C1   | C0 | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8    | D7    | D6 | D5 | D4 | D3 | D2 | D1 | D0 |







Table 7. Serial Bit Sequence (16bit read/write)

| ١  | Nrite | Com | man | d  |     |     |     |     |     |     | Read | /Writ | e Dat | a  |    |    |    |    |    |    |
|----|-------|-----|-----|----|-----|-----|-----|-----|-----|-----|------|-------|-------|----|----|----|----|----|----|----|
| C4 | C3    | C2  | C1  | C0 | D15 | D14 | D13 | D12 | D11 | D10 | D9   | D8    | D7    | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

### Serial 3-Wire Connection (OTP Programming Option)

This mode provides with an option to configure the serial interface for programming the OTP register. Using a clock input (CLK), DIO (Data) in/output and CS pin, it is possible to write and read out data from the OTP Register. The data transfer is done via the DIO channel. For programming, the PROG pin must be connected to +8V. Analog readout for trimming verification is mandatory.







#### **1-Wire PWM Connection**

If the line (PWM) is used as angle output, the total number of connections can be reduced to three, including the supply lines. This type of configuration is especially useful for remote sensors. Low power mode is not possible in this configuration. If the AS5130 angular data is invalid, the PWM output will remain at low state.

Figure 7. Data Transmission with Pulse Width Modulated (PWM) Output



The minimum PWM pulse width  $t_{ON}$  (PWM = high) is 1 LSB @ 0° (Angle reading = 00<sub>H</sub>). 1LSB = nom. ,0.556µs. The PWM pulse width increases with 1LSB per step. At the maximum angle 358.6° (Angle reading = FF<sub>H</sub>), the pulse width  $t_{ON}$  (PWM = high) is 256 LSB and the pause width  $t_{OFF}$  (PWM = low) is 1 LSB. This leads to a total period ( $t_{ON} + t_{OFF}$ ) of 257LSB.



| Position | Angle   | High | t_high  | Low | t_low   | Duty-Cycle |
|----------|---------|------|---------|-----|---------|------------|
| 0        | 0°      | 1    | 0,556   | 256 | 142,3   | 0.39%      |
| 127      | 178.59  | 128  | 71,15µs | 129 | 71,7µs  | 49.4%      |
| 128      | 180°    | 129  | 71,7µs  | 128 | 71,15µs | 50.2%      |
| 255      | 358.59° | 256  | 142,3µs | 1   | 0,556µs | 99.6%      |

This means that the PWM pulse width is (position + 1) LSB, where position is 0....255.

The tolerance of the absolute pulse width and frequency can be eliminated by calculating the angle with the duty cycle rather than with the absolute pulse width:

angle [8 - bit] = 
$$\left(257 \frac{t_{ON}}{t_{ON} + t_{OFF}}\right)$$
 -1 (EQ 1)

results in an 8-bit value from 00<sub>H</sub> to FF<sub>H</sub>,

angle [°] = 
$$\frac{360}{256} \left[ \left( 257 \frac{t_{ON}}{t_{ON} + t_{OFF}} \right) - 1 \right]$$
 (EQ 2)


results in a degree value from 0° ...358.6°


**Note:** The absolute frequency tolerance is eliminated by dividing t<sub>ON</sub> by (t<sub>ON</sub>+T<sub>OFF</sub>), as the change of the absolute timing effects both T<sub>ON</sub> and T<sub>OFF</sub> in the same way.

#### **Analog Output**

The AS5130 can generate a ratiometric analog output voltage by low-pass filtering the PWM output. Figure 8 shows a simple passive 2nd order low pass filter as an example. In order to minimize the ripple on the analog output, the cut-off frequency of the low pass filter should be well below the PWM base frequency.

Figure 8. Ratiometric Analog Output






#### Analog Sin/Cos Outputs with External Interpolator


By connecting C1 to VDD, the AS5130 provides analog Sine and Cosine outputs (SINP, COSP) of the Hall array frontend for test purposes. These outputs allow the user to perform the angle calculation by an external ADC +  $\mu$ C, e.g. to compute the angle with a high resolution. In addition, the inverted Sinus and Cosine signals (SINN, COSN; see dotted lines) are available for differential signal transmission.

The input resistance of the receiving amplifier or ADC should be greater than  $100k\Omega$ . The signal lines should be kept as short as possible, longer lines should be shielded in order to achieve best noise performance.

The SINN / COSN / SINP / COSP signals are amplitude controlled to ~1.3Vp (differential) by the internal AGC controller. The DC bias voltage is 2.25 V.

If the SINN and COSN outputs cannot be sampled simultaneously, it is recommended to disable the automatic gain control (see Table 8) as the signal amplitudes may be changing between two readings of the external ADC. This may lead to less accurate results.





## Serial Synchronous Interface (SSI)

#### Commands of the SSI in Normal Mode

Table 8. SSI in Normal Mode

| #  | cmd              | bin   | mode  | 15           | 14         | 13          | 12         | 11         | 10          | 9          | 8          | 7          | 6          | 5         | 4         | 3         | 2         | 1         | 0          |
|----|------------------|-------|-------|--------------|------------|-------------|------------|------------|-------------|------------|------------|------------|------------|-----------|-----------|-----------|-----------|-----------|------------|
| 23 | WRITE<br>CUST    | 10111 | write | wlsb_<br>6   | wlsb_<br>5 | wlsb<br>_4  | wlsb<br>_3 | wlsb<br>_2 | wlsb<br>_1  | wlsb<br>_0 | gain<br>_2 | gain<br>_1 | gain<br>_0 | nc        | nc        | nc        | nc        | nc        | nc         |
| 22 | WD2COS           | 10110 | write | xen_<br>7    | inv_7      | xen_<br>6   | inv_<br>6  | xen_<br>5  | inv_<br>5   | xen_<br>4  | inv_<br>4  | xen_<br>3  | inv_<br>3  | xen_<br>2 | inv_<br>2 | xen_<br>1 | inv_<br>1 | xen_<br>0 | inv_<br>0  |
| 21 | SET TEST<br>CFG1 | 10101 | write |              |            |             |            |            | gen_<br>rst |            |            |            |            |           |           |           |           |           |            |
| 20 | reserved         | 10100 | write |              |            |             |            |            |             |            |            |            |            |           |           |           |           |           |            |
| 19 | HYST_RST         | 10011 | write | rst_ot<br>p  | rst_       | multi       | setHy      | st         |             |            |            |            |            |           |           |           |           |           |            |
| 18 | WD2SIN           | 10010 | write | xen_<br>7    | inv_7      | xen_<br>6   | inv_<br>6  | xen_<br>5  | inv_<br>5   | xen_<br>4  | inv_<br>4  | xen_<br>3  | inv_<br>3  | xen_<br>2 | inv_<br>2 | xen_<br>1 | inv_<br>1 | xen_<br>0 | inv_<br>0  |
| 17 | WRITE<br>CONFIG  | 10001 | write | go2sl<br>eep |            |             |            |            |             |            |            |            |            |           |           | •         |           | •         |            |
| 16 |                  | 10000 | write |              |            |             |            |            |             |            |            |            |            |           |           |           |           |           |            |
| 7  | READ CUST        | 00111 | read  | wlsb_<br>6   | wlsb_<br>5 | wlsb<br>_4  | wlsb<br>_3 | wlsb<br>_2 | wlsb<br>_1  | wlsb<br>_0 | gain<br>_2 | gain<br>_1 | gain<br>_0 | nc        | nc        | nc        | nc        | nc        | parit<br>y |
| 6  | RD2COS           | 00110 | read  | xen_<br>7    | inv_7      | xen_<br>6   | inv_<br>6  | xen_<br>5  | inv_<br>5   | xen_<br>4  | inv_<br>4  | xen_<br>3  | inv_<br>3  | xen_<br>2 | inv_<br>2 | xen_<br>1 | inv_<br>1 | xen_<br>0 | inv_<br>0  |
| 5  |                  | 00101 | read  |              |            |             |            |            |             |            |            |            |            |           |           |           |           |           |            |
| 4  | RD_BOTH          | 00100 | read  |              |            | Ν           | Aultiturr  | <7:0>      |             |            |            |            |            |           | angle     | <7:0>     |           |           |            |
| 3  | STORE REF        | 00011 | read  | store<br>_ok | vdd_<br>ok | reg_<br>set | nc         | nc         | nc          | nc         |            |            | an         | gle_sto   | ored <7   | :0>       |           |           | parit<br>y |
| 2  | RD2SIN           | 00010 | read  | xen_<br>7    | inv_7      | xen_<br>6   | inv_<br>6  | xen_<br>5  | inv_<br>5   | xen_<br>4  | inv_<br>4  | xen_<br>3  | inv_<br>3  | xen_<br>2 | inv_<br>2 | xen_<br>1 | inv_<br>1 | xen_<br>0 | inv_<br>0  |
| 1  | RD_MULTI         | 00001 | read  | lock         |            |             | agc <      | <5:0>      |             |            |            | -          | I          | Multitur  | n <7:0    | >         | -         |           | parit<br>y |
| 0  | RD_ANGLE         | 00000 | read  | lock         |            |             | agc <      | <5:0>      |             |            |            |            |            | angle     | <7:0>     |           |           |           | parit<br>y |

**WD2COS** / **WD2SIN:** xen\_X disables Hall element X from the sensor array in the cosine or sine channel; xinv\_X inverts the voltage output of Hall element X in the channels.

**RD2COS / RD2SIN:** The Hall array configuration for cosine and sine channel can be read out by these commands, initial values are 0.

**SET TEST CFG 1:** gen\_rst HI triggers a digital reset.

**WRITE CONFIG:** go2sleep HI activates the sleep mode of the AS5130. The power consumption is significantly reduced. go2sleep LO returns to normal operation mode. During sleep mode, the lock bit in command 0 and command 1 is LO.

**WRITE CUST:** With "wlsb\_x" the threshold level for generation of a WAKE pulse is set (only important in polling mode). The initial value is 4 LSB. No value lower than 4 LSB can be set. The maximum value is 127 LSB.

"gain\_x" sets the gain in the signal

**HYST\_RST:** "setHyst" enables an additional hysteresis of the digital output signal. It is enabled by default. Only after 2 consecutive equal signals the output is changed.

"rst\_otp" forces the IC to read out the OTP in polling mode. This reset has to be performed after initial startup and every WAKE signal.

"rst\_multi" resets the multi turn counter to 0.

**READ CUST**: With this command "wlsb\_x" and "gain\_x" can be read out.

**RD\_BOTH:** Angle and multi turn counter value can be read out simultaneously by this command. Due to limited data size, the parity bit is not available in this command.

**STORE REF:** This command stores the actual angle as reference angle in the storage registers (only important in polling mode). The output is the stored angle (angle\_stored), a flag, if the voltage at DVDD is OK (store\_ok), a flag, if the supply voltage is OK (vdd\_ok) and a check bit, if the register was written.

**RD\_MULTI:** Command for read out of multi turn register (multiturn) and AGC value (agc). "Lock" indicates a locked ADC and "parity" an even parity checksum.

**RD\_ANGLE:** Command for read out of angle value and AGC value (agc). "Lock" indicates a locked ADC and "parity" an even parity checksum.

#### Commands of the SSI in Extended Mode

For programming or readout of the OTP data, the chip has to be started with DVDD at a low voltage (polling mode off or cap discharged) or the OTP reset has to be performed. If not, the OTP is not read out and the OTP data is not available.

| #  | cmd           | bin   | mode     | <45:44>     | <43:32> | <31:28> | <27:26> | <25>        | <24:23> | <22:20>      | <19:16> | <15:12>     | <11:9>          | <8>            | <7:0>         |
|----|---------------|-------|----------|-------------|---------|---------|---------|-------------|---------|--------------|---------|-------------|-----------------|----------------|---------------|
| 31 | WRITE_<br>OTP | 11111 | xt write | OTP<br>Test |         | ID      |         | OTP<br>lock | VREF    | Hall<br>Bias | Osc     | Redund ancy | Sensiti<br>vity | Wake<br>enable | Zero<br>Angle |
| 30 |               | 11110 | xt write |             |         |         |         |             |         |              |         |             |                 |                |               |
| 29 |               | 11101 | xt write |             |         |         |         |             |         |              |         |             |                 |                |               |
| 28 |               | 11100 | xt write |             |         |         |         |             |         |              |         |             |                 |                |               |
| 27 |               | 11011 | xt write |             |         |         |         |             |         |              |         |             |                 |                |               |
| 26 |               | 11010 | xt write |             |         |         |         |             |         |              |         |             |                 |                |               |
| 25 | PROG_<br>OTP  | 11001 | xt write | OTP<br>Test |         | ID      |         | OTP<br>lock | VREF    | Hall<br>Bias | Osc     | Redund ancy | Sensiti<br>vity | Wake<br>enable | Zero<br>Angle |
| 24 |               | 11000 | xt write |             |         |         |         |             |         |              |         |             |                 |                |               |
| 15 |               | 01111 | xt read  | OTP<br>Test |         | ID      |         | OTP<br>lock | VREF    | Hall<br>Bias | Osc     | Redund ancy | Sensiti<br>vity | Wake<br>enable | Zero<br>Angle |

Table 9. SSI in Extended Mode

#### Table 9. SSI in Extended Mode

| #  | cmd            | bin   | mode    | <45:44> | <43:32> | <31:28> | <27:26> | <25> | <24:23> | <22:20> | <19:16> | <15:12> | <11:9> | <8> | <7:0> |
|----|----------------|-------|---------|---------|---------|---------|---------|------|---------|---------|---------|---------|--------|-----|-------|
| 14 |                | 01110 | xt read |         |         |         |         |      |         |         |         |         |        |     |       |
| 13 |                | 01101 | xt read |         |         |         |         |      |         |         |         |         |        |     |       |
| 12 |                | 01100 | xt read |         |         |         |         |      |         |         |         |         |        |     |       |
| 11 |                | 01011 | xt read |         |         |         |         |      |         |         |         |         |        |     |       |
| 10 |                | 01010 | xt read |         |         |         |         |      |         |         |         |         |        |     |       |
| 9  | RD_OTP<br>_ANA | 01001 | xt read |         |         |         |         |      |         |         |         |         |        |     |       |
| 8  |                | 01000 | xt read |         |         |         |         |      |         |         |         |         |        |     |       |

**WRITE OTP:** Writing of the OTP register. The written data is volatile. "Zero Angle" is the angle, which is set for zero position. "Wake enable" enables the polling mode. "Sensitivity" is the gain setting in the signal path. "Redundancy is a number of bits, which allows the customer to overwrite one of the customer OTP bits <0:11>.


**PROG\_OTP:** Programming of the OTP register. Only Bits <0:15> can be programmed by the customer.


RD\_OTP: Read out the content of the OTP register. Data written by WRITE\_OTP and PROG\_OTP is read out.


**RD\_OTP\_ANA:** Analog read out mode. The analog value of every OTP bit is available at pin 2 (PROG), which allows for a verification of the fuse process. No data is available at the SSI.


#### **OTP** Programming

For programming of the OTP, an additional voltage has to be applied to the pin PROG. It has to be buffered by a fast 100nF capacitor (ceramic) and a  $10\mu$ F capacitor. The information to be programmed is set by command 25. The OTP bits 16 to 45 are used for AMS factory trimming and cannot be overwritten.










| Symbol | Parameter           | Min | Max | Unit | Notes       |
|--------|---------------------|-----|-----|------|-------------|
| Vdd    | Supply Voltage      | 5   | 5.5 | V    |             |
| GND    | Ground Level        | 0   | 0   | V    |             |
| V_zapp | Programming Voltage | 8   | 8.5 | V    | At pin PROG |
| T_zapp | Temperature         | 0   | 85  | °C   |             |
| f_clk  | CLK Frequency       |     | 100 | kHz  | At pin DCLK |


#### Programming Verification

After programming, the programmed OTP bits are verified in following two ways:

**By Digital Verification:** This is simply done by sending a READ OTP command (#0FH, Refer to Table 9). The structure of this register is the same as for the OTP PROG or OTP WRITE commands.

**By Analog Verification:** By sending an ANALOG OTP READ command (#09H), pin PROG becomes an output, sending an analog voltage with each clock, representing a sequence of the bits in the OTP register. A voltage of <500mV indicates a correctly programmed bit ("1") while a voltage level between 2.2V and 3.5V indicates a correctly unprogrammed bit ("0"). Any voltage level in between indicates improper programming.





Redundancy Decoding

| <15:12> | replaced bit | <15:12> | replaced bit |
|---------|--------------|---------|--------------|
| 0000    | none         | 1000    | 7            |
| 0001    | 0            | 1001    | 8            |
| 0010    | 1            | 1010    | 9            |
| 0011    | 2            | 1011    | 10           |
| 0100    | 3            | 1100    | 11           |
| 0101    | 4            | 1101    | none         |
| 0110    | 5            | 1110    | none         |
| 0111    | 6            | 1111    | none         |

If a bit is not fused properly (analog readout levels violated), the redundancy bits can be used as shown in the table below. Only one single bit can be overwritten with a logic HI. An improper fusing cannot be made undone.

### **Multi Turn Counter**

An 8-bit register is used for counting the magnet's revolutions. With each zero transition in any direction, the output of a special counter is incremented or decremented. The initial value after reset is 0 LSB.

The multi turn value is encoded as complement on two. Clockwise rotation gives increasing angle values and positive turn count. Counter clockwise rotation exhibits decreasing angle values and a negative turn count respectively.

| Bit Code | Decimal Value |
|----------|---------------|
| 0111111  | 127           |
|          |               |
| 00000011 | +3            |
| 00000010 | +2            |
| 0000001  | +1            |
| 0000000  | 0             |
| 1111111  | -1            |
| 1111110  | -2            |
| 11111101 | -3            |
|          |               |
| 1000000  | -128          |

The counter output can be reset by using command 19 – HYST\_RST. It is immediately reset by the rising clock edge of this bit. Any zero crossing between the clock edge and the next counter readout changes the counter value.

## **AS5130 Status Indicators**

#### Lock Status Bit

The Lock signal indicates whether the angle information is valid (ADC locked, Lock = high) or invalid (ADC unlocked, Lock = low). To determine a valid angular signal at best performance, the following indicators should be set:

Lock = 1

AGC = >00H and < 2FH

**Note:** The angle signal may also be valid (Lock = 1), when the AGC is out of range (00H or 2FH), but the accuracy of the AS5130 may be reduced due to the out of range condition of the magnetic field strength.

#### **Magnetic Field Strength Indicators**

The AS5130 is not only able to sense the angle of a rotating magnet, it can also measure the magnetic field strength (and hence the vertical distance) of the magnet. This additional feature can be used for several purposes:

- as a safety feature by constantly monitoring the presence and proper vertical distance of the magnet
- as a state-of-health indicator, e.g. for a power-up self test
- as a pushbutton feature for rotate-and-push types of manual input devices

The magnetic field strength information is available in two forms – Magnetic field strength hardware indicator and Magnetic field strength software indicator.

#### Magnetic Field Strength Hardware Indicator

Pin CAO (#1) will be low, when the magnetic field is too weak. The switching limit is determined by the value of the AGC. If the AGC value is <3FH, the CAO output will be high (green range), If the AGC is at its upper limit (3FH), the CAO output will be low (red range).

#### Magnetic Field Strength Software Indicator

D13:D7 in the serial data that is obtained by command READ ANGLE (see Table 8) contains the 6-bit AGC information. The AGC is an automatic gain control that adjusts the internal signal amplitude obtained from the Hall elements to a constant level. If the magnetic field is weak, e.g. with a large vertical gap between magnet and IC, with a weak magnet or at elevated temperatures of the magnet, the AGC value will be high. Likewise, the AGC value will be lower when the magnet is closer to the IC, when strong magnets are used and at low temperatures.

The best performance of the AS5130 will be achieved when operating within the AGC range. It will still be operational outside the AGC range, but with reduced performance especially with a weak magnetic field due to increased noise.

#### Factors Influencing the AGC Value

In practical use, the AGC value will depend on several factors:

- The initial strength of the magnet. Aging magnets may show a reducing magnetic field over time which results in an increase of the AGC value. The effect of this phenomenon is relatively small and can easily be compensated by the AGC.
- The vertical distance of the magnet. Depending on the mechanical setup and assembly tolerances, there will always be some variation of the vertical distance between magnet and IC over the lifetime of the application using the AS5130. Again, vertical distance variations can be compensated by the AGC.
- The temperature and material of the magnet. The recommended magnet for the AS5130 is a diametrically magnetized 6mm diameter magnet. Other magnets may also be used as long as they can maintain to operate the AS5130 within the AGC range. Every magnet has a temperature dependence of the magnetic field strength. The temperature coefficient of a magnet depends on the used material. At elevated temperatures, the magnetic field strength of a magnet is reduced, resulting in an increase of the AGC value. At low temperatures, the magnetic field strength is increased, resulting in a decrease of the AGC value. The variation of magnetic field strength over temperature is automatically compensated by the AGC.

#### **OTP Sensitivity Adjustment**

To obtain best performance and tolerance against temperature or vertical distance fluctuations, the AGC value at normal operating temperature should be in the middle between minimum and maximum, hence it should be around 32 (20H). To facilitate the "vertical centering" of the magnet+IC assembly, the sensitivity of the AS5130 can be adjusted in the OTP register in 8 steps (see Table 9). The OTP sensitivity setting corresponds to the customer register setting gain <2:0>.


#### "Pushbutton" Feature

Using the magnetic field strength software and hardware indicators described above, the AS5130 provides a useful method of detecting both rotation and vertical distance simultaneously. This is especially useful in applications implementing a rotate-and-push type of human interface (e.g. in panel knobs and switches).

The CAO output is low, when the magnetic field is below the low limit (weak or no magnet) and high when the magnetic field is above the low limit (in-range or strong magnet).

A finer detection of a vertical distance change, for example when only short vertical strokes are made by the pushbutton, is achieved by memorizing the AGC value in normal operation and triggering on a change from that nominal the AGC value to detect a vertical movement.





## **High Speed Operation**

The AS5130 is using a fast tracking ADC (TADC) to determine the angle of the magnet. The TADC has a tracking rate of 1.15µs (typ).

Once the TADC is synchronized with the angle, it sets the LOCK bit in the status register (see Table 8). In worst case, usually at start-up, the TADC requires a maximum of 127 steps ( $127 * 1.15\mu$ S = 146,05µs) to lock. Once it is locked, it requires only one cycle (1.15µs) to track the moving magnet.

The AS5130 can operate in locked mode at rotational speeds up to 30,000 rpm.

In Low Power Mode, the position of the TADC is frozen. It will continue from the frozen position once it is powered up again. If the magnet has moved during the power down phase, several cycles will be required before the TADC is locked again. The tracking time to lock in with the new magnet angle can be roughly calculated as:

$$t_{LOCK} = 1.15 \mu s^* |NewPos - OldPos|$$
 (EQ 3)

#### Where:

t<sub>LOCK</sub> = time required to acquire the new angle after power up from one of the reduced power modes [μs] OldPos = Angle position when one of the reduced power modes is activated [°] NewPos = Angle position after resuming from reduced power mode [°]

#### **Propagation Delay**

The Propagation delay is the time required from reading the magnetic field by the Hall sensors to calculating the angle and making it available on the serial or PWM interface. While the propagation delay is usually negligible on low speeds, it is an important parameter at high speeds. The longer the propagation delay, the larger becomes the angle error for a rotating magnet as the magnet is moving while the angle is calculated. The position error increases linearly with speed. The main factors that contribute to the propagation delay are discussed in detail further in this document.

#### Sampling Rate

For high speed applications, fast ADC's are essential. The ADC sampling rate directly influences the propagation delay. The fast tracking ADC used in the AS5130 with a tracking rate of only 1.15µs (typ) is a perfect fit for both high speed and high performance.

#### **Chip Internal Lowpass Filtering**

A commonplace practice for systems using analog-to-digital converters is to filter the input signal by an anti-aliasing filter. The filter characteristic must be chosen carefully to balance propagation delay and noise. The lowpass filter in the AS5130 has a cutoff frequency of typ. 23.8kHz and the overall propagation delay in the analog signal path is typ. 15.6µs.

#### **Digital Readout Rate**

Aside from the chip-internal propagation delay, the time required to read and process the angle data must also be considered. Due to its nature, a PWM signal is not very usable at high speeds, as you get only one reading per PWM period. Increasing the PWM frequency may improve the situation but causes problems for the receiving controller to resolve the PWM steps. The frequency on the AS5130 PWM output is typ. 1.95kHz with a resolution of 2µs/step. A more suitable approach for high speed absolute angle measurement is using the serial interface. With a clock rate of up to 6MHz, a complete set of data (21bits) can be read in >3.5µs.

#### Total Propagation Delay of the AS5130

The total propagation delay of the AS5130 is the delay in the analog signal path and the tracking rate of the ADC:

If only the SIN-/COS-outputs are used, the propagation delay is the analog signal path delay only (typ. 15.6µs).

#### Position Error Over Speed:

The angle error over speed caused by the propagation delay is calculated as:

$$\Delta \theta_{pd} = rpm * 6 * 16.75 E^{-6} \text{ in degrees}$$
(EQ 5)

In addition, the anti-aliasing filter causes an angle error calculated as:

$$\Delta \theta_{\rm lpf} = \operatorname{ArcTan} \left[ \operatorname{rpm} / \left( 60^{*} f 0 \right) \right] \tag{EQ 6}$$

Table 10. Examples of the Overall Position Error caused by Speed (includes both propagation delay and filter delay)

| Speed (rpm) | Total Position Error ( $\Delta \theta_{pd} + \Delta \theta_{lpf}$ ) |
|-------------|---|
| 100         | 0,0175°   |
| 1000        | 0,175°  |
| 10000       | 1,75°   |

### **Reduced Power Modes**


The AS5130 can be operated in three reduced power modes. All three modes have in common that they switch off or freeze parts of the chip during intervals between measurements. In Low Power Mode or Ultra Low Power Mode, the AS5130 is not operational, but due to the fast start-up, an angle measurement can be accomplished very quickly and the chip can be switched to reduced power immediately after a valid measurement has been taken. Depending on the intervals between measurements, very low average power consumption can be achieved using such a strobed measurement mode.

- Low Power Mode: reduced current consumption, very fast start-up. Ideal for short sampling intervals (<3ms).
- Power Cycling mode: zero power consumption (externally switched off) during sampling intervals, but slower startup than Polling Mode. Ideal for sampling intervals 200ms.
- Polling Mode: for reduction of the average power consumption; especially suited for battery powered applications.

#### Low Power Mode

The AS5130 can be put in Low Power Mode by simple serial commands, using the regular SSI commands. The required serial command is WRITE CONFIG (17H, Figure 3 on page 10). The angle data is valid, as soon as the LOCK- Flag is 1 (see Table 8).

In Reduced Power Modes, the AS5130 is inactive. The last state, e.g. the angle, AGC value, etc. is frozen and the chip starts from this frozen state when it resumes active operation. This method provides much faster start-up than a "cold start" from zero.



#### Figure 14. Low Power Mode and Ultra Low Power Mode Connection

| Mode             | Current Consumption (typ) | Wake-up Time to Active Operation                |
|------------------|---------------------------|---|
| Active Operation | 14mA                      | 1.0 ms (without AGC)<br>3.8 ms(with locked AGC) |
| Low Power Mode   | 1,4mA                     | 0.15 ms   |

If the AS5130 is cycled between active and reduced current mode, a substantial reduction of the average supply current can be achieved. The minimum dwelling time in active mode is the wake-up time. The actual active time depends on how much the magnet has moved while the AS5130 was in reduced power mode. The angle data is valid, when the status bit LOCK has been set (see Table 8). Once a valid angle has been measured, the AS5130 can be put back to reduced power mode. The average power consumption can be calculated as:

$$I_{avg} = \frac{I_{active} * t_{on} + I_{powerdown} * t_{off}}{t_{on} + t_{off}} \quad \text{sampling interval} = t_{on} + t_{off} \tag{EQ 7}$$

#### Where:

$$\begin{split} I_{avg} &= \text{Average current consumption} \\ I_{active} &= \text{Current consumption in active mode} \\ I_{power\_down} &= \text{Current consumption in reduced power mode} \\ t_{on} &= \text{Time period during which the chip is operated in active mode} \\ t_{off} &= \text{Time period during which the chip is in reduced power mode} \end{split}$$


#### Reducing Power Supply Peak Currents

An optional RC-filter (Rx/Cx) may be added to avoid peak currents in the power supply line when the AS5130 is toggled between active and reduced power mode. Rx must be chosen such that it can maintain a V<sub>DD</sub> voltage of 4.5 – 5.5V under all conditions, especially during long active periods when the charge on Cx has expired. Cx should be chosen such that it can support peak currents during the active operation period. For long active periods, Cx should be large and Rx should be small.

#### **Power Cycling Mode**

The power cycling method shown in Figure 15 cycles the AS5130 by switching it on and off, using an external PNP transistor high side switch. The current consumption in off-mode is zero. It also has the longest start-up time of all modes, as the chip must always perform a "cold start" from zero, which takes about 1.9 ms (Compare with Low Power Mode on page 22).

#### Figure 15. Power Cycling Mode




The optional filter Rx/Cx may again be added to reduce peak currents in the 5V power supply line (see Reducing Power Supply Peak Currents on page 23).

#### Polling Mode

Target of this mode is a reduction of the average power consumption. In this mode, the IC supply is pulsed, thereby reducing the average power consumption to a fraction. The actual angle information and multi turn count value is not lost; polling mode is especially suited for battery powered applications. The IC is furthermore capable of generating a WAKE signal as soon as the magnet's position has changed, but only if the supply of the IC is powered-on again. By means of the WAKE signal, the system's power consumption can be further decreased, if certain modules are activated on demand.

Figure 16. External Circuitry for Polling Mode



The voltage at pin 16 (DVDD) determines whether polling mode is activated or not. Any voltage above 3.6V activates the polling functionality. This voltage must always be present at DVDD in order to hold the information in the registers.

The procedure is as follows:

- 1. Initial startup: The circuit starts up with invalid trim values, which are read back from the storage registers; the command rst\_otp (command 19 10011) must be sent to read out valid trim values from the OTP.
- These values are copied to the storage registers if OTP<8> (Wake enable) is set (must be set for polling mode).
- 3. The values of AGC counter, actual angle, multi turn counter, hysteresis setting, wake threshold and gain setting are continuously updated in the storage registers.
- 4. The actual angle is stored as a reference by sending command STORE REF (command 3 00011). without this reference angle, a WAKE is generated at every startup.
- 5. The update of the storage registers is stopped if VDD drops below 4.45V and then the information is stored (DVDD) at the next startup (VDD on), the values are read back from the storage registers and the measured angle is compared with the stored reference angle; if the difference between both exceeds the threshold, a WAKE pulse is generated.


|                | VDD                  | on (fast)   |  |  |  |  |  |
|----------------|----------------------|---|--|--|--|--|--|
|                | POR (4               | 0us 150us)  |  |  |  |  |  |
| LO             | st                   | ore_ok HI   |  |  |  |  |  |
| reset &        | reset_storage        | reset digital core only   |  |  |  |  |  |
| WAKE (26       | clk periods)         | Retrieve values from storage registers                              |  |  |  |  |  |
| OTP readout (4 | 46bit - 140us 400us) | Wait (162 clks - 86us 95us)   |  |  |  |  |  |
| LO             | VAKE_ON HI           | Compare mode  |  |  |  |  |  |
| Normal mode    | store_ok ?           | $\alpha$ measured – $\alpha$ stored > $\alpha$ threshold true false |  |  |  |  |  |
|                | Copy to Storage      | WAKE (20 clk periods)   |  |  |  |  |  |
|                | Normal mode          | true command rst_otp false  |  |  |  |  |  |
|                |                      | OTP readout (OTP <8> = HI   |  |  |  |  |  |

Figure 18 shows the behavior of the wake up signal. The wake up signal will be low for t<sub>wakeup</sub> = 10us. After that, the wake up signal will go to tri-state condition. In case of an angle comparison with a result below the threshold, the signal will remain in tri-state condition. After switching on AVDD, the system needs max. 250us to generate an angle with maximum accuracy. A WAKE signal cannot be expected until the end of this period.

#### WAKE Interface


An open drain NMOS structure is used in the WAKE pad. In order to generate a clear output signal level, a pull up resistor is required. The pad can drive 4mA.

#### Figure 17. WAKE Output Pin



| Symbol               | Parameter        | Min | Мах | Unit | Notes   |
|----------------------|------------------|-----|-----|------|---|
| R <sub>pull_up</sub> | Pull up resistor | 1.5 | 100 | kΩ   | The used pad can drive 4mA.   |
| t <sub>wake up</sub> | Wake up pulse    | 10  | 17  | μs   | Interrupt signal to external devices, tri-state output, low active. |
| t <sub>on</sub>      | On-time          | 250 |     | μs   | Time for power up in polling mode.                                  |
| t <sub>off</sub>     | Off-time         |     |     | ms   | No limit unless DVDD is always supplied.                            |

| Figure 18. | Wake Up Signal | During Polling | Mode of AVDD |
|------------|----------------|----------------|--------------|
|------------|----------------|----------------|--------------|




# 8 Application Information


## Benefits of AS5130

- Complete system-on-chip
- Flexible system solution providing absolute angle position, with serial data and PWM output
- Ideal for applications in harsh environments due to magnetic sensing principle
- High reliability due to non-contact sensing
- Robust system, tolerant to misalignment, airgap variations, temperature variations and external magnetic fields

## **Application Example 1**

The AS5130 requires the serial interface via SSI for the programming of the OTP register. This configuration is recommended for applications, where the supply voltage for the AS5130 is shared among other parallel IC's during programming, such as a microcontroller.






## Application Example II 3-wire sensor with magnetic field strength indication

In Figure 20, a simple 360° sensor with PWM output is shown. The complete application requires only three wires, VDD, VSS and the PWM output. The circle over the center of the chip represents the diametrically polarized magnet. Additionally, the CAO pin will deliver an analog voltage indicating a missing magnetic field. This signal could be used to drive an external LED or to detect an alert signal.

#### Figure 20. 3-Wire Angle Sensor



### Application Example III: Low-power encoder

Via SSI, the AS5130 will be able to toggle between active mode and low power mode. In active mode, the current consumption is ~15mA and in sleep mode 2mA. The fastest possible startup time from low power mode is 150µs. The AS5130 can be periodically switched between active and low power mode, the average power consumption depends on the duty cycle. In order to read out the correct data, the active mode time must be larger than 150µs.




Figure 21. Low Power Encoder

$$I_{avg} = \frac{I_{active} * t_{on} + I_{powerdown} * t_{off}}{t_{on} + t_{off}}$$
(EQ 8)

Example: sampling period = one measurement every 10ms.


System constants = I<sub>active</sub> = 15mA, I<sub>power down</sub> = 2 mA, t<sub>off</sub> = 9,85ms, t<sub>on</sub>(min) = 150µs (start-up from low power mode):

$$I_{avg} = \frac{15mA^*150\mu s + 2mA^*9,85ms}{150\mu s + 9,85ms} = 2.195mA$$
(EQ 9)



## Application Example IV: Polling mode

#### Figure 22. Polling Mode



Once powered up for at least 2.5ms, the AS5130 can be operated in a pulsed mode, where it is periodically turned on/ off by a high side FET (PMOS) switching transistor with a low Ron (<10 $\Omega$ ). The on-time is at least 250µs in order to perform one measurement. A valid measurement result can be verified by checking the lock bit (ADC is locked) in the serial data stream.

After startup an OTP reset has to be performed in order to read out valid trimming information. Then a special SSI command (STORE REF) copies the actual angle into a buffered reference angle register. Now the AS5130 can be turned off. Special registers will be buffered by the low power supply and will keep the actual settings. After a t<sub>on</sub> of min. 250 us, the actual angle is compared with the stored reference angle. If the angle difference is larger than a threshold value (wlsb, SSI command WRITE CUST), the AS5130 will send an interrupt request to an external device via the WAKE pin.

Due to the internal POR level of the IC, t<sub>on</sub> starts after VDD has reached 4.3V (worst case POR level). The average power consumption in this pulsed mode depends on the supply current in active mode and the duty cycle of the on/off pulse:

$$I_{\text{avg}} = \frac{I_{active} * t_{on}}{t_{on} + t_{off}}$$
(EQ 10)

Example: Sampling period = one measurement every 100ms. System constants = I<sub>active</sub> = 19mA, t<sub>on</sub>(min) = 250µs:


$$I_{avg} = \frac{19mA^* 250\mu s}{250\mu s + 99.75ms} = 47.5\mu A \tag{EQ 11}$$

### Accuracy of the Encoder system

This section enlightens on the individual factors that influence the accuracy of the encoder system, and provides techniques to improve them. Accuracy is defined as the difference between measured angle and actual angle. This is not to be confused with resolution, which is the smallest step that the system can resolve. The two parameters are not necessarily linked together. A high resolution encoder may not necessarily be highly accurate as well.


#### **Quantization Error**

There is however a direct link between resolution and accuracy, which is the quantization error:





The resolution of the encoder determines the smallest step size. The angle error caused by quantization cannot get better than  $\pm \frac{1}{2}$  LSB. As shown in Figure 23, a higher resolution system (right picture) has a smaller quantization error, as the step size is smaller. For the AS5130, the quantization error is  $\pm \frac{1}{2}$  LSB =  $\pm 0.7^{\circ}$ 








Figure 24 shows a typical example of an error curve over a full turn of  $360^{\circ}$  at a given X-Y- displacement. The curve includes the quantization error, transition noise and the system error. The total error is ~2.2° peak/peak (+/-1.1°).

The sawtooth-like quantization error (see Figure 23) can be reduced by averaging, provided that the magnet is in constant motion and there are an adequate number of samples available. The solid bold line in Figure 24 shows the moving average of 16 samples. The INL (intrinsic non-linearity) is reduced to from  $\sim$ +/- 1.1° down to  $\sim$  +/-0.3°. The averaging however, also increases the total propagation delay, therefore it may be considered for low speeds only or adaptive; depending on speed (see Position Error Over Speed: on page 22).

#### Vertical Distance of the Magnet

The chip-internal automatic gain control (AGC) regulates the input signal amplitude for the tracking-ADC to a constant value. This improves the accuracy of the encoder and enhances the tolerance for the vertical distance of the magnet.





As shown in Figure 25, the AGC value (left Y-axis) increases with vertical distance of the magnet. Consequently, it is a good indicator for determining the vertical position of the magnet, for example as a pushbutton feature, as an indicator for a defective magnet or as a preventive warning (e.g. for wear on a ball bearing etc.) when the nominal AGC value drifts away. If the magnet is too close or the magnetic field is too strong, the AGC will be reading 0. If the magnet is too far away (or missing) or if the magnetic field is too weak, the AGC will be reading 63 (3FH).


The AS5130 will still operate outside the AGC range, but the accuracy may be reduced as the signal amplitude can no longer be kept at a constant level. The linearity curve in Figure 25 (right Y-axis) shows that the accuracy of the AS5130 is best within the AGC range, even slightly better at small airgaps (0.4 - 0.8 mm). At very short distances (0 - 0.1) the accuracy is reduced, mainly due to nonlinearities in the magnetic field. At larger distances, outside the AGC range (~2.0 - 2.5 mm and more) the accuracy is still very good, only slightly decreased from the nominal accuracy. Since the field strength of a magnet changes with temperature, the AGC will also change when the temperature of the magnet changes. At low temperatures, the magnetic field will be stronger and the AGC value will decrease. At elevated temperatures, the magnetic field will be weaker and the AGC value will increase.

#### **Choosing the Proper Magnet**

There is no strict requirement on the type or shape of the magnet to be used with the AS5130. It can be cylindrical as well as square in shape. The key parameter is that the vertical magnetic field  $B_z$  measured at a radius of 1mm from the rotation axis is sinusoidal with a peak amplitude of 20..80mT (see Figure 26).







#### **Magnet Placement**

Ideally, the center of the magnet, the diagonal center of the IC and the rotation axis of the magnet should be in one vertical line. The lateral displacement of the magnet should be within +/-0.25mm from the IC package center or +/- 0.5mm from the IC center, including the placement of the chip within the IC package. The vertical distance should be chosen such that the magnetic field on the die surface is within the specified limits. The typical distance "z" between the magnet and the package surface is 0.5mm to 1.8mm with the recommended magnet (6mm x 2.5mm). Larger gaps are possible, as long as the required magnetic field strength stays within the defined limits. A magnetic field outside the specified range may still produce acceptable results, but with reduced accuracy. The out-of-range condition will be indicated, when the AGC is at the limits (AGC= 0 : field too strong; AGC=63=(3F\_H): field too weak or missing magnet).




Figure 27. B<sub>z</sub> Field Distribution Along the X-axis of a 6mmØ Diametric Magnetized Magnet

Figure 27 shows a cross sectional view of the vertical magnetic field component Bz between the north and south pole of a 6mm diameter magnet, measured at a vertical distance of 1mm. The poles of the magnet (maximum level) are about 2.8mm from the magnet center, which is almost at the outer magnet edges. The magnetic field reaches a peak amplitude of  $\sim$ +/-106mT at the poles. The Hall elements are located at a radius of 1mm (indicated as squares at the bottom of the graph). Due to the side view, the two Hall elements at the Y-axis are overlapping at X=0mm, therefore only 3 Hall elements are shown. At 1mm radius, the peak amplitude is  $\sim$ +/-46mT, respectively a differential amplitude of 92mT. The vertical magnetic field B<sub>z</sub> follows a fairly linear pattern up to about 1.5mm radius. Consequently, even if the magnet is not perfectly centered, the differential amplitude will be the same as for a centered magnet.

For example, if the magnet is misaligned in X-axis by -0.5mm, the two X-Hall sensors will measure 70mT (@x= - 1.5mm) and -22mt (@x= -0.5mm). Again, the differential amplitude is 92mT. At larger displacements however, the  $B_z$  amplitude becomes nonlinear, which results in larger errors that mainly affect the accuracy of the system (see Figure 29).

austriamicrosystems




Figure 28. Vertical Magnetic Field Distribution of a Cylindrical 6mmØ Diametric Magnetized Magnet at 1mm Gap

Figure 28 shows the same vertical field component as Figure 27, but in a 3-dimensional view over an area of +/-4mm from the rotational axis.

#### Lateral Displacement of the Magnet

As shown in the magnet specifications (see Parameters for Magnet under Electrical Characteristics on page 6), the recommended horizontal position of the magnet axis with respect to the IC package center is within a circle of 0.25mm radius. This includes the placement tolerance of the IC within the package.

Figure 29 shows a typical error curve at a medium vertical distance of the magnet around 1.2mm (AGC = 24). The Xand Y- axis of the graph indicate the lateral displacement of the magnet center with respect to the IC center. At X=Y=0, the magnet is perfectly centered over the IC. The total displacement plotted on the graph is for  $\pm$ 1mm in both directions. The Z-axis displays the worst case INL error over a full turn at each given X-and Y- displacement. The error includes the quantization error of  $\pm$ 0.7° (refer to Quantization Error on page 29). For example, the accuracy for a centered magnet is between 1.0 – 1.5° (spec = 2° over full temperature range). Within a radius of 0.5mm, the accuracy is better than 2.0° (spec = 3° over temperature).




Figure 29. Typical Error Curve of INL Error Over Lateral Displacement (including quantization error)

#### **Magnet Size**

Figure 27 to Figure 29 illustrate a cylindrical magnet with a diameter of 6mm. Smaller magnets may also be used, but since the poles are closer together, the linear range will also be smaller and consequently the tolerance for lateral misalignment will also be smaller.

If the  $\pm 0.25$ mm lateral misalignment radius (rotation axis to IC package center) is too tight, a larger magnet can be used. Larger magnets have a larger linear range and allow more misalignment. However at the same time the slope of the magnet is more flat, which results in a lower differential amplitude. This requires either a stronger magnet or a smaller gap between IC and magnet in order to operate in the amplitude-controlled area (AGC >0 and AGC < 63).

In any case, if a magnet other than the recommended 6mm diameter magnet is used, two parameters should be verified:

- Verify, that the magnetic field produces a sinusoidal wave, when the magnet is rotated. Note that this can be done with the SIN-/COS- outputs of the AS5130; e.g. rotate the magnet at constant speed and analyze the SIN- (or COS-) output with an FFT-analyzer. It is recommended to disable the AGC for this test (see Analog Sin/Cos Outputs with External Interpolator on page 14).
- Verify that the B<sub>z</sub>-Curve between the poles is as linear as possible (see Figure 27). This curve may be available from the magnet supplier(s). Alternatively, the SIN- or COS- output of the AS5130 may also be used together with an X-Y- table to get a B<sub>z</sub>-scan of the magnet (as in Figure 27 or Figure 28). Furthermore, the sinewave tests


described above may be re-run at defined X-and Y- misplacements of the magnet to determine the maximum acceptable lateral displacement range. It is recommended to disable the AGC for both these tests (see Analog Sin/ Cos Outputs with External Interpolator on page 14).

Note: For preferred magnet suppliers, please refer to the austriamicrosystems website (Rotary Encoder section).

# 9 Package Drawings and Markings

The device is available in a 16-Lead Shrink Small Outline Package.

Figure 30. SSOP-16 Package Drawings






Table 11. SSOP-16 package dimensions

| Symbol | mm   |       |      | inch  |        |       |  |
|--------|------|-------|------|-------|--------|-------|--|
|        | Min  | Тур   | Мах  | Min   | Тур    | Max   |  |
| А      | 1.73 | 1.86  | 1.99 | 0.068 | 0.073  | 0.078 |  |
| A1     | 0.05 | 0.13  | 0.21 | 0.002 | 0.005  | 0.008 |  |
| A2     | 1.68 | 1.73  | 1.78 | 0.066 | 0.068  | 0.070 |  |
| b      | 0.25 | 0.315 | 0.38 | 0.010 | 0.012  | 0.015 |  |
| С      | 0.09 | -     | 0.20 | 0.004 | -      | 0.008 |  |
| D      | 6.07 | 6.20  | 6.33 | 0.239 | 0.244  | 0.249 |  |
| E      | 7.65 | 7.8   | 7.9  | 0.301 | 0.307  | 0.311 |  |
| E1     | 5.2  | 5.3   | 5.38 | 0.205 | 0.209  | 0.212 |  |
| е      |      | 0.65  |      |       | 0.0256 |       |  |
| К      | 0°   | -     | 8°   | 0°    | -      | 8°    |  |
| L      | 0.63 | 0.75  | 0.95 | 0.025 | 0.030  | 0.037 |  |

Data Sheet - Package Drawings and Markings

*austriamicro*systems

## **Recommended PCB Footprint**

Figure 31. PCB Footprint




Table 12. Recommended Footprint Data

| Symbol | mm   | inch  |
|--------|------|-------|
| A      | 9.02 | 0.355 |
| В      | 6.16 | 0.242 |
| С      | 0.46 | 0.018 |
| D      | 0.65 | 0.025 |
| E      | 5.01 | 0.197 |

# **10 Ordering Information**

The devices are available as the standard products shown in Table 13.

Table 13. Ordering Information

| Model      | Description | Delivery Form | Package |
|------------|-------------|---------------|---------|
| AS5130ASST |             | Tape & Reel   | SSOP-16 |
| AS5130ASSU |             | Tubes         | SSOP-16 |



## Copyrights

Copyright © 1997-2008, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



## **Contact Information**

Headquarters austriamicrosystems AG A-8141 Schloss Premstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit: http://www.austriamicrosystems.com/contact