COM'L: H-5/7/10/15/25, Q-10/15/25 IND: H-15/25, Q-20/25

# PALCE20V8 Family

EE CMOS 24-Pin Universal Programmable Array Logic

Advanced Micro Devices

#### DISTINCTIVE CHARACTERISTICS

- Pin and function compatible with all GAL 20V8/As
- Electrically erasable CMOS technology pro-vides reconfigurable logic and full testability
- High-speed CMOS technology
  - 5-ns propagation delay for "-5" version
  - 7.5-ns propagation delay for "-7" version
- Direct plug-in replacement for a wide range of 24-pin PAL devices
- Programmable enable/disable control
- Outputs individually programmable as registered or combinatorial

- Peripheral Component Interconnect (PCI) compliant
- Preloadable output registers for testability
- Automatic register reset on power-up
- Cost-effective 24-pin plastic SKINNYDIP and 28-pin PLCC packages
- Extensive third-party software and programmer support through FusionPLD partners
- Fully tested for 100% programming and functional yields and high reliability
- Programmable output polarity
- 5-ns version utilizes a split leadframe for improved performance


#### GENERAL DESCRIPTION

The PALCE20V8 is an advanced PAL device built with low-power, high-speed, electrically-erasable CMOS technology. Its macrocells provide a universal device architecture. The PALCE20V8 is fully compatible with the GAL20V8 and can directly replace PAL20R8 series devices and most 24-pin combinatorial PAL devices.

Device logic is automatically configured according to the user's design specification. A design is implemented using any of a number of popular design software packages, allowing automatic creation of a programming file based on Boolean or state equations. Design software also verifies the design and can provide test vectors for the finished device. Programming can be accomplished on standard PAL device programmers.

The PALCE20V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floatinggate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.




# **CONNECTION DIAGRAMS**

(Top View)

#### SKINNYDIP

CLK/I0	1•	24	Vcc
I1 [	2	23	] I <sub>13</sub>
I2	3	22	] I/O7
I3	4	21	I/O6
I4 [	5	20	] I/O5
I5 🗌	6	19	] I/O4
I6 🗌	7	18	] I/O3
17 C	8	17	] I/O2
I8 [	9	16	] I/O1
I9	10	15	] I/Oo
I10	11	14	] I <sub>12</sub>
GND	12	13	0E/l11
			16491D-2

## PLCC/LCC



#### Note:


Pin 1 is marked for orientation.

## **PIN DESIGNATIONS**

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- OE = Output Enable
- Vcc = Supply Voltage

### ORDERING INFORMATION Commercial and Industrial Products

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Valid C	Valid Combinations						
PALCE20V8H-5	JC	/5					
PALCE20V8H-7		/5					
PALCE20V8H-10	PC, JC	Blank, /4					
PALCE20V8Q-10		/5					
PALCE20V8H-15	PC, JC, PI, JI						
PALCE20V8Q-15	PC, JC	Blank,					
PALCE20V8Q-20	PI, JI	/4					
PALCE20V8H-25							
PALCE20V8Q-25	PC, JC, PI, JI						

-15 = 15 ns tPD -20 = 20 ns tPD -25 = 25 ns tPD

## FUNCTIONAL DESCRIPTION


The PALCE20V8 is a universal PAL device. It has eight independently configurable macrocells ( $MC_0..MC_7$ ). Each macrocell can be configured as a registered output, combinatorial output, combinatorial I/O, or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 13 serve either as array inputs or as clock (CLK) and output enable ( $\overline{OE}$ ) for all flip-flops.

Unused input pins should be tied directly to  $V_{CC}$  or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE20V8 are automatically configured from the user's design specification, which can be in a number of formats. The design

specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE20V8. First, it can be programmed as an emulated PAL device. This includes the PAL20R8 series and most 24-pin combinatorial PAL devices. The PAL device programmer manufacturer will supply device codes for the standard PAL architectures to be used with the PALCE20V8. The programmer will program the PALCE20V8 to the corresponding PAL device architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed directly as a PALCE20V8. Here the user must use the PALCE20V8 device code. This option provides full utilization of the macrocells, allowing non-standard architectures to be built.



\* In Macrocells MC<sub>0</sub> and MC<sub>7</sub>, SG1 is replaced by  $\overline{SG0}$  on the feedback multiplexer.

#### Figure 1. PALCE20V8 Macrocell

# **Configuration Options**

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O or dedicated input. In the registered output configuration, the output buffer is enabled by the OE pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, the buffer is always disabled. A macrocell configured as a dedicated input derives the input signal from an adjacent I/O.

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL0<sub>0</sub> through SL0<sub>7</sub> and SL1<sub>0</sub> through SL1<sub>7</sub>). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE20V8 will emulate a PAL20R8 family or a combinatorial device. Within each macrocell, SL0<sub>x</sub>, in conjunction with SG1, selects the configuration of the macrocell and SL1<sub>x</sub> sets the output as either active low or active high.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0<sub>x</sub> are the control signals for all four multiplexers. In MC<sub>0</sub> and MC<sub>7</sub>, SG0 replaces SG1 on the feedback multiplexer.

These configurations are summarized in table 1 and illustrated in figure 2.

If the PALCE20V8 is configured as a combinatorial device, the CLK and  $\overline{OE}$  pins may be available as inputs to the array. If the device is configured with registers, the CLK and  $\overline{OE}$  pins cannot be used as data inputs.

# **Registered Output Configuration**

The control bit settings are SG0 = 0, SG1 = 1 and SL0<sub>x</sub> = 0. There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by SL1<sub>x</sub>. SL1<sub>x</sub> is an input to the exclusive-OR gate which is the D input to the flip-flop. SL1<sub>x</sub> is programmed as 1 for inverted output or 0 for non-inverted output. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from  $\overline{Q}$  on the register. The output buffer is enabled by  $\overline{OE}$ .

# **Combinatorial Configurations**

The PALCE20V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

# Dedicated Output in a Non-Registered Device

The control settings are SG0 = 1, SG1 = 0, and  $SL0_x = 0$ . All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of pins 18(21) and 19(23). Pins 18(21) and 19(23) do not use feedback in this mode.

# Dedicated Input in a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and  $SL0_x = 1$ . The output buffer is disabled. The feedback signal is an adjacent I/O pin.

# Combinatorial I/O in a Non-Registered Device

The control settings are SG0 = 1, SG1 = 1, and  $SL0_x = 1$ . Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

## Combinatorial I/O in a Registered Device

The control bit settings are SG0=0,SG1=1 and SL0<sub>x</sub> =1. Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.


SG0	SG1	SL0x	Cell Configuration	Devices Emulated		
Device has registers						
0	1	0	Registered	PAL20R8, 20R6,		
			Output	20R4		
0	1	1	Combinatorial I/O	PAL20R6, 20R4		
			Device has no regis	ters		
1	0	0	Combinatorial	PAL20L2,		
			Output	18L4,16L6,14L8		
1	0	1	Dedicated Input	PAL20L2,18L4,		
				16L6		
1	1	1	Combinatorial I/O	PAL20L8		

#### **Table 1. Macrocell Configurations**


#### **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.


Selection is made through a programmable bit  $SL1_x$  which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if  $SL1_x$  is a 0 and active low if  $SL1_x$  is a 1.



**Registered Active Low** 




Combinatorial I/O Active Low




**Combinatorial Output Active Low** 

#### Notes:


- 1. Feedback is not available on pins 18 (21) and 19 (23) in the combinatorial output mode.
- 2. This macrocell configuration is not available on pins 18 (21) and 19 (23).




**Registered Active High** 



Combinatorial I/O Active High



**Combinatorial Output Active High** 



#### **Dedicated Input**

16491D-5

Figure 2. Macrocell Configurations

#### **Power-Up Reset**

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE20V8 depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

#### **Register Preload**

The register on the PALCE20V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### **Security Bit**

A security bit is provided on the PALCE20V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

#### **Electronic Signature Word**

An electronic signature word is provided in the PALCE20V8. It consists of 64 bits of programmable memory that can contain any user-defined data. The signature data is always available to the user independent of the security bit.

#### **Programming and Erasing**

The PALCE20V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

#### **Quality and Testability**


The PALCE20V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming and post-programming functional yields in the industry.


#### Technology

The high-speed PALCE20V8H is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

#### **PCI Compliance**


The PALCE20V8H-7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The PALCE20V8H-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.





16491D-6

# LOGIC DIAGRAM (continued) SKINNYDIP (PLCC and LCC) Pinouts



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage $\dots -0.5$ V to V <sub>CC</sub> + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +75^{\circ}C) \dots 100 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

# **OPERATING RANGES**

#### **Commercial (C) Devices**

Temperature (T <sub>A</sub> ) Operating	
in Free Air	$0^{\circ}$ C to +75°C
Supply Voltage (V <sub>CC</sub> )	

with Respect to Ground	 +4.75	V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$		2.4		V
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$			0.5	V
Vih	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	1 0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V	
Ін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
١L	Input LOW Leakage Current	$V_{IN} = 0 V, V_{CC} = Max (Note 2)$		-100	μA	
Іоzн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$		10	μΑ	
lozl	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-100	μΑ
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)		-30	-150	mA
Icc	Supply Current	Outputs Open ( $I_{OUT} = 0 \text{ mA}$ )	Н		90	mA
		Vcc = Max, f = 15 MHz	Q		55	

#### Notes:

1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	5	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


#### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter			-1:	5	-25	5		
Symbol	Parameter D	ameter Description		Min	Max	Min	Max	Unit
tPD	Input or Feed	back to Combinatorial Out	put		15		25	ns
ts	Setup Time f	rom Input or Feedback to 0	Clock	12		15		ns
tн	Hold Time			0		0		ns
tco	Clock to Outp	out	ut		10		12	ns
twL		LOW		8		12		ns
twн	Clock Width	HIGH	HIGH			12		ns
	Maximum	External Feedback	$1/(t_{\rm S} + t_{\rm CO})$	45.5		37		MHz
f <sub>MAX</sub>	Frequency	Internal Feedback (f <sub>CNT</sub> )	1/(t <sub>S</sub> + t <sub>CF</sub> ) (Note 4)	50		40		MHz
	(Note 3)	No Feedback	1/(t <sub>WH</sub> + t <sub>WL</sub> )	62.5		41.6		MHz
tPZX	OE to Output Enable			15		20	ns	
tPXZ	OE to Output	o Output Disable			15		20	ns
t <sub>EA</sub>	Input to Outp	put Enable Using Product Term Control			15		25	ns
ter	Input to Outp	ut Disable Using Product T	erm Control		15		25	ns


Notes:

- 2. See Switching Test Circuit for test conditions.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_S$ .


## SWITCHING WAVEFORMS









#### **Registered Output**





Clock Width

Input to Output Disable/Enable




16491D-11

#### **OE** to Output Disable/Enable


#### Notes:

- 1.  $V_T = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 5 ns typical.

## **KEY TO SWITCHING WAVEFORMS**



# SWITCHING TEST CIRCUIT




#### **Switching Test Circuit**

16491D-12

			Commercial		Measured
Specification	<b>S</b> 1	C∟	R1	R2	Output Value
tPD, tCO	Closed				1.5 V
tPZX, tEA	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	50 pF	200 Ω	390 Ω	1.5 V
tpxz, ter	$H \rightarrow Z$ : Open L $\rightarrow Z$ : Closed	5 pF		H-5: 200 Ω	$\label{eq:hold_opt} \begin{array}{l} H \rightarrow Z : \ V_{OH} - 0.5 \ V \\ L \rightarrow Z : \ V_{OL} + 0.5 \ V \end{array}$

# TYPICAL I<sub>CC</sub> CHARACTERISTICS $V_{CC} = 5.0 V, T_A = 25^{\circ}C$



Icc vs. Frequency

The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for  $I_{CC}$ . From this midpoint, a designer may scale the  $I_{CC}$  graphs up or down to estimate the  $I_{CC}$  requirements for a particular design.



## **ENDURANCE CHARACTERISTICS**

The PALCE20V8 is manufactured using AMD's advanced electrically erasable process. This technology

uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

#### **Endurance Characteristics**

Symbol	Parameter	Test Conditions	Min	Unit
tDR	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
Ν	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

# **POWER-UP RESET**

The PALCE20V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{CC}$  can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The V<sub>CC</sub> rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Min	Max	Unit
tPR	Power-Up Reset Time		1000	ns
ts	Input or Feedback Setup Time	See Switching Characteristics		
tw∟	Clock Width LOW			

