March 2005 Preliminary Information




AS7C3256A-8

3.3V 32K X 8 CMOS SRAM (Common I/O)

Features

- Organization: 32,768 words × 8 bits
- High speed
 - 8 ns address access time
 - 5 ns output enable access time
- Very low power consumption: ACTIVE
 - 216mW max @ 8 ns
- Very low power consumption: STANDBY
 - 7.2 mW max CMOS I/O


- Easy memory expansion with \overline{CE} and \overline{OE} inputs
- TTL-compatible, three-state I/O
- 28-pin JEDEC standard packages
- 300 mil SOJ
- 8 × 13.4 mm TSOP 1
- ESD protection ≥ 2000 volts
- Latch-up current $\ge 200 \text{ mA}$




Pin arrangement

28-pin TSOP 1 (8×13.4 mm)

28-pin SOJ (300 mil)





Selection guide

		-8	Unit
Maxir	num address access time	8	ns
Maxir	num output enable access time	5	ns
Maxir	num operating current	60	mA
Maxir	num CMOS standby current	2	mA

Functional description

The AS7C3256A is a 3.3V high-performance CMOS 262,144-bit Static Random-Access Memory (SRAM) device organized as 32,768 words $\times 8$ bits. It is designed for memory applications requiring fast data access at low voltage, including PentiumTM, PowerPCTM, and portable computing. Alliance's advanced circuit design and process techniques permit 3.3V operation without sacrificing performance or operating margins.

The device enters *standby mode* when \overline{CE} is high. CMOS standby mode consumes 7.2 mW. Normal operation offers 75% power reduction after initial access, resulting in significant power savings during CPU idle, suspend, and stretch mode.

Equal address access and cycle time (t_{AA}, t_{RC}, t_{WC}) of 8 ns with output enable access time (t_{OE}) of 5 ns are ideal for highperformance applications. The chip enable (\overline{CE}) input permits easy memory expansion with multiple-bank memory organizations.

A write cycle is accomplished by asserting chip enable (\overline{CE}) and write enable (\overline{WE}) LOW. Data on the input pins I/O0-I/O7 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting chip enable (\overline{CE}) and output enable (\overline{OE}) LOW, with write enable (\overline{WE}) high. The chip drives I/O pins with the data word referenced by the input address. When chip enable or output enable is high, or write enable is low, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible. Operation is from a single 3.3 ± 0.3 V supply. The AS7C3256A is packaged in high volume industry standard packages.

Parameter	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to GND	V _{t1}	-0.5	+5.0	V
Voltage on any pin relative to GND	V _{t2}	-0.5	V _{CC} + 0.5	V
Power dissipation	P _D	-	1.0	W
Storage temperature (plastic)	T _{stg}	-65	+150	°C
Ambient temperature with V _{CC} applied	T _{bias}	-55	+125	°C
DC current into outputs (low)	I _{OUT}	_	20	mA

Absolute maximum ratings

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	Data	Mode
Н	X	Х	High Z	Standby (I_{SB}, I_{SB1})
L	Н	Н	High Z	Output disable (I _{CC})
L	Н	L	D _{OUT}	Read (I _{CC})
L	L	Х	D _{IN}	Write (I _{CC})

Key: X = Don't care, L = Low, H = High

Recommended operating conditions

Parameter	Symbol	Min	Typical	Max	Unit	
Supply voltage	V _{CC}	3.0	3.3	3.6	V	
Input voltage	V_{IH}^{**}	2.0	_	V _{CC} +0.5	V	
input voltage		V _{IL} *	-0.5	_	0.8	V
Ambient operating temperature commercial		T _A	0	_	70	°C

 $V_{IL} \min = -1.0V \text{ for pulse width less than 5ns.}$ $V_{IH} \max = V_{CC} + 2.0V \text{ for pulse width less than 5ns.}$

DC operating characteristics (over the operating range)¹

			-	8	
Parameter	Sym	Test conditions	Min	Max	Unit
Input leakage current	I _{LI}	$V_{CC} = Max,$ $V_{in} = GND$ to V_{CC}		1	μΑ
Output leakage current	I _{LO}	$V_{CC} = Max,$ $V_{OUT} = GND$ to V_{CC}	X	1	μΑ
Operating power supply current	I _{CC}	$V_{CC} = Max, \overline{CE} \le V_{IL}$ f = f _{Max} , I _{OUT} = 0mA		60	mA
Standby power supply	I _{SB}	$V_{CC} = Max, \overline{CE} \ge V_{IH}$ $f = f_{Max}$	r _	30	mA
current	I _{SB1}	$\begin{split} V_{CC} &= Max, \overline{CE} \geq V_{CC} - 0.2V \\ V_{IN} \leq 0.2V \text{ or} \\ V_{IN} \geq V_{CC} - 0.2V, f = 0 \end{split}$	_	2.0	mA
Output voltage	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$	_	0.4	V
Output voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	_	V

Capacitance (f = 1MHz, $T_a = room$ temperature, $V_{CC} = NOMINAL)^4$

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, \overline{CE} , \overline{WE} , \overline{OE}	$V_{in} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{in} = V_{out} = 0V$	7	pF

R

Read cycle (over the operating range)^{2,8}

		-8			
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t _{RC}	8	_	ns	1
Address access time	t _{AA}	-	8	ns	2
Chip enable (\overline{CE}) access time	t _{ACE}	-	8	ns	2
Output enable (\overline{OE}) access time	t _{OE}	_	5	ns	
Output hold from address change	t _{OH}	3	-	ns	4
\overline{CE} LOW to output in low Z	t _{CLZ}	3		ns	3,4
CE HIGH to output in high Z	t _{CHZ}	-	3	ns	3,4
OE LOW to output in low Z	t _{OLZ}	0	-	ns	3,4
OE HIGH to output in high Z	t _{OHZ}	-	3	ns	3,4
Power up time	t _{PU}	0	- /	ns	3,4
Power down time	t _{PD}		10	ns	3,4


Key to switching waveforms

CONTREMING WAVE


– Falling input

Undefined output/don't care

Read waveform 1 (address controlled)^{2,5,6,8}



Read waveform 2 (CE controlled)^{2,5,7,8}




R


Write cycle (over the operating range)⁹

		-8			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{WC}	8	-	ns	
Chip enable to write end	t _{CW}	8	_	ns	
Address setup to write end	t _{AW}	8	_	ns	
Address setup time	t _{AS}	0	-	ns	
Write pulse width	t _{WP}	7	_	ns	
Write recovery time	t _{WR}	0	-	ns	
Address hold from end of write	t _{AH}	0	-	ns	
Data valid to write end	t _{DW}	5	_	ns	
Data hold time	t _{DH}	0	1	ns	3,4
Write enable to output in high Z	t _{WZ}	-	5	ns	3,4
Output active from write end	t _{OW}	3	-	ns	3,4

Write waveform 1 (WE controlled)⁹




Write waveform 2 (CE controlled)⁹







AC test conditions

- Output load: see Figure B
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.








Notes


- $1 \quad \text{During } V_{CC} \text{ power-up, a pull-up resistor to } V_{CC} \text{ on } \overline{CE} \text{ is required to meet } I_{SB} \text{ specification.}$
- 2 For test conditions, see AC Test Conditions, Figures A, B.
- 3 These parameters are specified with CL = 5pF, as in Figures B. Transition is measured $\pm 500mV$ from steady-state voltage.
- 4 This parameter is guaranteed, but not tested.
- 5 $\overline{\text{WE}}$ is High for read cycle.
- 6 $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are Low for read cycle.
- 7 Address valid prior to or coincident with \overline{CE} transition Low.
- 8 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 9 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 10 C=30pF, except on High Z and Low Z parameters, where C=5pF.

Package diagrams

28-pin SOJ



28-pin TSOP1



	28-pi	28-pin SOJ			
	Min	Max			
	in in	in inches			
Α	0.128	0.148			
A1	0.026	-			
A2	0.095	0.105			
B	0.026	0.032			
b	0.016	0.020			
с	0.007	0.010			
D	0.720	0.730			
E	0.255	0.275			
E1	0.295	0.305			
E2	0.330	0.340			
e	0.050				

	28-pin TSOP1 8×13.4 mm			
	Min	Max		
Α	1.00	1.20		
A1	0.05	0.15		
A2	0.91	1.05		
b	0.17	0.27		
с	0.10	0.20		
D	11.70	11.90		
е	0.55 n	ominal		
E	7.90	8.10		
Hd	13.20	13.60		
L	0.50	0.70		
α	0°	5°		



Ordering information

Package	Temperature	8 ns	
Plastic SOJ, 300 mil	Commercial	AS7C3256A-8JC	
TSOP 8x13.4mm	Commercial	AS7C3256A-8TC	

Note: Add suffix 'N'to the above part number for lead free parts. (Ex. AS7C3256A-8JCN)

Part numbering system

AS7C	3	256A	-XX	X	С	X
SRAM prefix	Voltage: 3 = 3.3V supply	Device number	Access time	I = SOI 200 mil	Temperature range: $C = 0 \ ^{o}C$ to $70 \ ^{o}C$	N= Lead Free Part



Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999

www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C3256A-8 Preliminary Information Document Version: v.1.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warrantes related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life suporting systems i