

SL2150D Cable Tuner Front End LNA with AGC

Data Sheet

Features

- Single chip dual output LNA
- · Wide dynamic range on both channels
- Independent AGC facility incorporated into all channel paths
- Independent disable facility incorporated into all channel paths
- Full ESD protection. (Normal ESD handling procedures should be observed)

Applications

- Multi-tuner cable set top box and cable modem applications
- Data communications systems
- Terrestrial TV tuner loop though

September 2005

Ordering Information

SL2150D/KG/LH1S SL2150D/KG/LH2R SL2150D/KG/LH2T 28 Pin QFN* 28 Pin QFN* 28 Pin QFN* 28 Pin QFN


Tubes Trays Tape & Reel

-20°C to +85°C

Description

The SL2150D is a wide dynamic range front end for tuner applications.

The device offers two buffered outputs from a single input, where both paths contain an independently controllable AGC and disable facility.





Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2002-2005, Zarlink Semiconductor Inc. All Rights Reserved.

1




Figure 2 - Pin Allocation

1.0 Quick Reference Data

NB all data applies with differential termination and single ended source both of 75 Ω .

Characteristics		Units
RF input operating range	50-860	MHz
Gain with external load as in Figure 11 maximum minimum	11 -25	dB dB
Input NF, both paths enabled at maximum gain	6.4	dB
CTB, both paths enabled, all gain settings *	-66	dBc
CSO, both paths enabled, all gain settings *	-64	dBc
CXM, both paths enabled, all gain settings *	-60	dBc
Input impedance	75	Ω
Input VSWR	8	dB
Output impedance differential, all loops (requires external load for example as in Figure 11)	440	Ω
Input to output isolation (both outputs)	30	dB
Output to output isolation	25	dB

Table 1 - Reference Data

*132 channel matrix at +15 dBmV per channel, 75 Ω source impedance

2.0 Functional Description

The SL2150D is a broadband wide dynamic range dual output tuner front end LNA with AGC. It also has application is any system where a wide dynamic range broadband power splitter is required.

The pin assignment is contained in Figure 2 and the block diagram in Figure 1. The port internal peripheral circuits are contained in Figure 14.

In normal application the RF input is interfaced to the device input. The input preamplifier is designed for low noise figure, within the operating region of 50 to 860 MHz and for high intermodulation distortion intercept so offering good signal to noise plus composite distortion spurious performance when loaded with a multi carrier system. The preamplifier also provides an impedance match to a 75 Ω source; the typical impedance is shown in Figure 4.

The input NF is shown in Figure 6.

The output of the preamplifier is then power split to two independently controlled AGC stages. Each AGC stage provides for a minimum of 30 dB of gain control across the input frequency range. The typical AGC characteristic and NF versus gain setting are contained in Figure 5 and Figure 7 respectively.

Finally each of the AGC stages drive an output buffer of differential output impedance of 440 Ω , which provides a nominal 11 dB of gain when terminated into a differential 75 Ω load, as in Figure 11. Each channel AGC and output buffer can be independently powered down.

In application it is important to avoid saturation of the output stage, therefore it is recommended that the output standing current be sunk to Vcc through an inductor. A resistive pull up can also be used as shown in Figure 13 - "Example Application Driving 100 W Load with Resistive Pull Up", however the resistor values should not exceed 20 ohm single ended.

If an inductive current sink is used the maximum available gain from the device is circa 26 dB. This gain can be reduced by application of an external load between the differential output ports. The gain can be approximately calculated from the following formula:

- GAIN = 20*log ((Parallel combination of 440 ohm and external load between ports)/22 ohm)+2 dB

For example when driving a 100 ohm load as in Figure 12, the gain equals

- GAIN = 20 *log ((440 *100)/(440+100)/22)+2 dB =12 dB.




Figure 3 - Input Network




Figure 4 - Typical Single-end Input Impedance

15

5

-5

-15

-35

-45

-55

-65

0.7

0.9

1.1

1.3

Gain (dB) -52




Figure 5 - Typical AGC Characteristic

1.5

AGC Voltage (V)


1.7

1.9

2.1

2.3

2.5





Data Sheet






Figure 7 - Typical Variation in NF versus Gain Setting





Figure 8 - Typical Variation In CSO and CTB Versus Backoff from Maximum Gain








Figure 10 - Test Condition for Output to Input Crosstalk




Figure 11 - Example Application Driving 75 Ω Load




Figure 12 - Example Application Driving 100 Ω Load with Inductive Pull Up




Figure 13 - Example Application Driving 100 Ω Load with Resistive Pull Up




Figure 14 - Port Peripheral Circuitry

3.0 Electrical Characteristics

Test conditions (unless otherwise stated).

 $T_{amb} = -20^{\circ}$ to 85° C, Vee = 0 V, Vcc = 5 V+-5%

These characteristics are guaranteed by either production test or design.

They apply within the specified ambient temperature and supply voltage unless otherwise stated.

Characteristic Pin Min. Max. Units Conditions Тур. 220 190 Both outputs enabled Supply current mΑ 110 140 mΑ One output enabled 42 Both outputs disabled 60 mΑ Input frequency 50 860 MHz range 75 See Figure 4 Input impedance 3, 4 Ω Input return loss 6.8 8 dB See Figure 4 Tamb = $27^{\circ}C$, Input Noise 6.4 7.2 dB Figure see Figure 6 All loops at maximum gain Variation in NF -1 dB/dB See Figure 7 with gain adjust Gain Power gain from 75 Ω single ended source to differential 75 Ω load, with application as in Figure 11. maximum 9.5 11 12.5 dB Vagcip = 3.0 V dB Vagcip = 0.5 V minimum -25 minimum -50 dB Vagcip = Vee AGC monotonic from Vee to Vcc. Refer to Functional description section for information on calculating maximum gain with other load conditions CSO -66 dBc See note (2) -62 dBc See note (3) CTB -65 dBc See note (2) See note (3) -62 dBc CXM dBc -60 See note (2) Input P1dB +4.5dBm All gain settings, with load as in Figure 11

Electrical Characteristics

Electrical Characteristics (continued)

Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions
Gain variation within channel				0.25	dB	Channel bandwidth 8 MHz within operating frequency range, all loops, all gain settings
Output impedance	11,12, 24,25		440		Ω	Differential
Output port DC standing current	11,12, 24,25			50	mA	Standing current that any external load has to sustain.
AGC1, 2 input leakage current	8,9	-200		200	μA	Vagcip = Vee to Vcc
DIS1, 2 input Input high voltage Input low voltage Leakage current	6, 7	2.8 Vee -200		Vcc 0.8 200	ν ν μΑ	Output disabled Output enabled DIS1, 2 = Vee to Vcc
Crosstalk between outputs				-25	dB	All gain settings, measured differential output to differential output, driven ports in phase and monitored ports out of phase, see Figure 9
Crosstalk between outputs and RF input				-30	dB	All gain settings, measured differential output to single ended input, driven ports in phase, see Figure 10

Note 1: Note 2:

All power levels are referred to 75 Ω , and 0 dBm = 109 dB μ V. Load as in Figure 11and Figure 12, at maximum gain, 132 channel matrix, 75 ohm source with all channels at +15 dBmV, assuming power match. Load as in Figure 11 and Figure 12, all gain settings, 132 channel matrix, 75 ohm source with all channels at +15 dBmV, assuming power match.

Note 3:

Characteristic	Min.	Max.	Units	Conditions
Supply voltage	-0.3	6	V	
RF input voltage		8	dBm	Differential
All I/O port DC offsets	-0.3	Vcc+0.3	V	
Storage temperature	-55	150	°C	
Junction temperature		125	°C	Power applied
Package thermal resistance, chip to ambient		35	°C/W	Paddle to be soldered to ground plane
Power consumption at 5.25 V		1155	mW	
ESD protection	1.5		kV	Mil-std 883B method 3015 cat1

Absolute Maximum Ratings All voltages are referred to Vee at 0V




Figure 15 - SL2150D Evaluation PCB Schematic

	2 212494 80000	Semiconductor 2002 All rights reserved.	 S: 1. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M 1994. 2. N IS THE NUMBER OF TERMINALS. Nd & Ne ARE THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECT 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30mm FROM TERMINAL. 4. ALL DIMENSIONS ARE IN MILLIMETERS. 5. LEAD COUNT IS 28 . 6. PACKAGE WARPAGE MAX 0.08mm. 7. NOT TO SCALE. 8. TERMINAL #1 IDENTIFIER MUST BE LOCATED WITHIN THE ZONE INDICATED AND 	<u>TOP VIEW</u>	A -
	ZARLINK SEMICONDUCTOR		994. SIDE RESPECTIV	SEATING BOTTOM VIEW	
GPD00747	Package Outline for 28 lead MLP (5 x 5mm)	Package Code	VELY MAY BE EITHER A MOULD OR MARKED FEATURE.	Conforms to JEDEC M0-220 VHHD-1 iss A	$\begin{array}{c cccc} & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & $

þ

02



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE