



High-Performance, Size Saving 150-mA CMOS LDO Regulator

FEATURES

- Low 135-mV Dropout at 150-mA Load
- Guaranteed 150-mA Output Current
- 300-mA Peak Output Current Capability
- Uses Low ESR Ceramic Output Capacitor
- Fast Load And Line Transient Response
- Low Output Noise
- 1- μ A Maximum Shutdown Current
- Built-in Short Circuit And Thermal Protection
- Fixed 1.5-V, 1.8-V, 2.0-V, 2.5-V, 2.7-V, 2.8-V, 2.85-V, 3.0-V, 3.3-V, 3.6-V, 5.0-V or Adjustable Output Voltage Options (Version B)

- Thin SOT-23 5-Pin Package

APPLICATIONS

- Battery Powered Portable Systems
- Cellular Phones
- PDAs, Palmtops
- Pagers
- Post Regulators for Multi-Output Converters
- Notebook Computers

DESCRIPTION

The Si9183 is a high performance yet size saving 150-mA CMOS LDO (low dropout) voltage regulator. Its ultra low ground current and dropout voltage prolong battery life in portable electronics. The device provides LINE/LOAD transient response and ripple rejection superior to that of Bipolar or BiCMOS LDO regulators. It is designed to maintain regulation while delivering 300-mA peak current. The Si9183 drives lower cost ceramic, as well as tantalum, output capacitors. Stability is guaranteed from maximum load current down to 0-mA load. An external noise bypass capacitor connected to the device's C_{BP} pin will reduce the LDO's

self-noise for low noise applications. The Si9183 includes a shutdown feature that allows users to completely disable the device and save power when no output is required.

The Si9183, in Thin SOT23-5 packaging, is available in two versions (Version A or B). Version A offers low noise performance, while Version B features adjustable output voltage.

The Si9183 is available in both standard and lead (Pb)-free packages.

TYPICAL APPLICATIONS CIRCUITS




FIGURE 1. Version A with Low Output Noise




FIGURE 2. Version B with Adjustable Output

ABSOLUTE MAXIMUM RATINGS

Input Voltage, V_{IN} 6.5 V
 SD Input Voltage, V_{SD} -0.3 V to V_{IN}
 Output Current, I_{OUT} Short Circuit Protected
 Output Voltage, V_{OUT} -0.3 V to $V_{O(nom)} + 0.3$ V
 Maximum Junction Temperature, $T_{J(max)}$ 150°C
 Storage Temperature, T_{STG} -65°C to 125°C
 ESD (Human Body Model) 2 kV

Power Dissipation (Package)^{a, b}
 5-Pin SOT-23 555 mW
 Thermal Impedance (Θ_{JA})
 5-Pin SOT-23 180 °C/W
 Notes
 a. Device mounted with all leads soldered or welded to multi-layer (1S2P) JEDEC board, horizontal orientation.
 b. Derate 5.5 mW/°C above $T_A = 25^\circ\text{C}$.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Input Voltage, V_{IN} 2 V to 6 V
 Output Voltage, V_{OUT} (Adjustable Version) 1.5 V to 5 V
 SD Input Voltage, V_{SD} 0 V to V_{IN}

Operating Ambient Temperature, T_A -40°C to 85°C
 Operating Junction Temperature, T_J -40°C to 125°C

$C_{IN} = 1 \mu\text{F}$, $C_{OUT} = 2.2 \mu\text{F}$ (ceramic, X5R or X7R type), $C_{BP} = 0.1 \mu\text{F}$ (ceramic)

$C_{OUTRange} = 1 \mu\text{F}$ to $10 \mu\text{F}$ ($\pm 20\%$ tolerance, $\pm 20\%$ over temperature; ESR = 0.4 to 4 Ω at dc to 100 kHz, 0 to 0.4 Ω > 100 kHz)

SPECIFICATIONS ($T_A = 25^\circ\text{C}$)							
Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 1$ mA $C_{IN} = 1 \mu\text{F}$, $C_{OUT} = 2.2 \mu\text{F}$, $V_{SD} = 1.5$ V	Temp ^a	Limits -40 to 85°C			Unit
				Min ^b	Typ ^c	Max ^b	
Input Voltage Range	V_{IN}		Full	2		6	V
Output Voltage Range	V_{OUT}	Adjustable Version	Full	1.5		5	
Output Voltage Accuracy (Fixed Versions)		$1 \text{ mA} \leq I_{OUT} \leq 150 \text{ mA}$	Room	-1.5		1.5	% $V_{O(nom)}$
			Full	-2.5		2.5	
Feedback Voltage (ADJ version)	V_{FB}		Room	1.188	1.215	1.240	V
			Full	1.176		1.252	
Line Regulation (Except 5-V Version)	$\frac{\Delta V_{OUT} \times 100}{V_{IN} \times V_{OUT(nom)}}$	From $V_{IN} = V_{OUT(nom)} + 1$ V to $V_{OUT(nom)} + 2$ V	Full	-0.18		0.18	% / V
Line Regulation (5-V Version)		From $V_{IN} = 5.5$ V to 6 V	Full	-0.18		0.18	
Line Regulation (ADJ Version)		$V_{OUT} = 1.5$ V, From $V_{IN} = 2.5$ V to 3.5 V	Full	-0.18		0.18	
		$V_{OUT} = 5$ V, From $V_{IN} = 5.5$ V to 6 V	Full	-0.18		0.18	
Dropout Voltage ^d @ $V_{OUT} \geq 2.5$ V	$V_{IN} - V_{OUT}$	$I_{OUT} = 10$ mA	Room		1	20	mV
		$I_{OUT} = 150$ mA	Room		135	170	
			Full		180	220	
			Room		235	320	
Dropout Voltage ^d (@ $V_{OUT} < 2.5$ V, $V_{IN} \geq 2$ V)	$V_{IN} - V_{OUT}$	$I_{OUT} = 150$ mA	Full			380	
Ground Pin Current	I_{GND}	$I_{OUT} = 0$ mA	Room		150		μA
		$I_{OUT} = 150$ mA	Room		500		
			Full			900	
Shutdown Supply Current	$I_{IN(off)}$	$V_{SD} = 0$ V	Full		0.1	1	μA
FB Pin Current	I_{FB}	$V_{FB} = 1.2$ V	Room		2	100	nA
Peak Output Current	$I_{O(peak)}$	$V_{OUT} \geq 0.95 \times V_{OUT(nom)}$, $t_{pw} = 2$ ms	Room	250	300		mA
Output Noise Voltage	e_N	BW = 50 Hz to 100 kHz $I_{OUT} = 150$ mA	w/o C_{BP}	Room	300		$\mu\text{V (rms)}$
			$C_{BP} = 0.1 \mu\text{F}$	Room	100		

**SPECIFICATIONS ($T_A = 25^\circ\text{C}$)**

Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 1\text{ mA}$ $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $V_{SD} = 1.5\text{ V}$		Temp ^a	Limits –40 to 85°C			Unit	
					Min ^b	Typ ^c	Max ^b		
Ripple Rejection	$\Delta V_{OUT}/\Delta V_{IN}$	$I_{OUT} = 150\text{ mA}$	$f = 1\text{ kHz}$	Room		60		dB	
			$f = 10\text{ kHz}$	Room		40			
			$f = 100\text{ kHz}$	Room		30			
Dynamic Line Regulation	$\Delta V_{O(line)}$	$V_{IN} : V_{OUT(nom)} + 1\text{ V to } V_{OUT(nom)} + 2\text{ V}$ $t_R/t_F = 5\text{ }\mu\text{s}$, $I_{OUT} = 150\text{ mA}$		Room		10		mV	
Dynamic Load Regulation	$\Delta V_{O(load)}$	$I_{OUT} : 1\text{ mA to } 150\text{ mA}$, $t_R/t_F = 2\text{ }\mu\text{s}$		Room		30			
V_{OUT} Turn-On-Time	t_{ON}	$V_{IN} = 4.3\text{ V}$ $V_{OUT} = 3.3\text{ V}$	w/o C_{BP} Cap	Room		5		μs	
			$C_{BP} = 0.1\text{ }\mu\text{F}$	Room		1000			
Thermal Shutdown									
Thermal Shutdown Junction Temp	$t_{J(s/d)}$				Room		165		°C
Thermal Hysteresis	t_{HYST}				Room		20		
Short Circuit Current	I_{SC}	$V_{OUT} = 0\text{ V}$			Room		400		mA
Shutdown Input									
$\overline{SD}$ Input Voltage	V_{IH}	High = Regulator ON (Rising)			Full	1.2		V_{IN}	V
	V_{IL}	Low = Regulator OFF (Falling)			Full			0.4	
$\overline{SD}$ Input Current ^e	I_{IL}	$V_{SD} = 0\text{ V}$, Regulator OFF			Room		0.01		μA
	I_{IH}	$V_{SD} = 6\text{ V}$, Regulator ON			Room		1.0		
Shutdown Hysteresis	V_{HYST}				Full		100		mV

Notes

- Room = 25°C, Full = –40 to 85°C.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at $V_{OUT} \geq 2\text{ V}$ are measured at $V_{OUT} = 2.5\text{ V}$, while typical values for dropout voltage at $V_{OUT} < 2\text{ V}$ are measured at $V_{OUT} = 1.8\text{ V}$.
- Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2% below the output voltage measured with a 1-V differential, provided that V_{IN} does not drop below 2.0 V.
- The device's shutdown pin includes a typical 6-M Ω internal pull-down resistor connected to ground.
- V_{OUT} is defined as the output voltage of the DUT at 1 mA.

TIMING WAVEFORMS





FIGURE 3. Timing Diagram for Power-Up

PIN CONFIGURATION



PIN DESCRIPTION

Pin Number	Name	Function
1	V_{IN}	Input supply pin. Bypass this pin with a 1- μ F ceramic or tantalum capacitor to ground.
2	GND	Ground pin. Local ground for C_{BP} and C_{OUT} .
3	$\overline{SD}$	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to V_{IN} if unused.
4 (Version A)	BP	Noise bypass pin. For low noise applications, a 0.1- μ F or larger ceramic capacitor should be connected from this pin to ground.
4 (Version B)	FB	Connect to divided output voltage to adjust the regulation point.
5	V_{OUT}	Output voltage. Connect C_{OUT} between this pin and ground.







ORDERING INFORMATION







Part Number	Lead (Pb)-Free Part Number	Marking	Voltage	Temperature Range	Package
Si9183DT-15-T1	Si9183DT-15-T1—E3	A1LL	1.5 V	-40 to 85°C	Thin SOT23-5
Si9183DT-18-T1	Si9183DT-18-T1—E3	A2LL	1.8 V		
Si9183DT-20-T1	Si9183DT-20-T1—E3	A3LL	2.0 V		
Si9183DT-25-T1	Si9183DT-25-T1—E3	A4LL	2.5 V		
Si9183DT-27-T1	Si9183DT-27-T1—E3	B1LL	2.7 V		
Si9183DT-28-T1	Si9183DT-28-T1—E3	A5LL	2.8 V		
Si9183DT-285-T1	Si9183DT-285-T1—E3	B3LL	2.85 V		
Si9183DT-30-T1	Si9183DT-30-T1—E3	A6LL	3.0 V		
Si9183DT-33-T1	Si9183DT-33-T1—E3	A7LL	3.3 V		
Si9183DT-36-T1	Si9183DT-36-T1—E3	B2LL	3.6 V		
Si9183DT-50-T1	Si9183DT-50-T1—E3	A8LL	5.0 V		
Si9183DT-AD-T1	Si9183DT-AD-T1—E3	A9LL	Adjustable		







NOTE: LL = Lot Code

Eval Kit	Temperature Range	Board Type
Si9183DB	-40 to 85°C	Surface Mount

TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)




TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)



**TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)****TYPICAL WAVEFORMS**

TYPICAL WAVEFORMS


Load Transient Response-1




Load Transient Response-2




Load Transient Response-3




Load Transient Response-4



Line Transient Response-1



Line Transient Response-2



BLOCK DIAGRAMS




FIGURE 4. 150-mA CMOS LDO Regulator (Fixed Output)




FIGURE 5. 150-mA CMOS LDO Regulator (Adjustable Output)



DETAILED DESCRIPTION

The Si9183 is a low drop out, low quiescent current, linear regulator family with very fast transient response. It is primarily designed for battery powered applications where battery run time is at a premium. The low quiescent current allows extended standby time while low drop out voltage enables the system to fully utilize battery power before recharge. The Si9183 is a very fast regulator with bandwidth exceeding 50 kHz while maintaining low quiescent current at light load conditions. With this bandwidth, the Si9183 is one of the fastest LDO available today. The Si9183 is stable with one of any output capacitor types from 1 μ F to 10.0 μ F. However, X5R or X7R ceramic capacitors are recommended for best output noise and transient performance.

V_{IN}

V_{IN} is the input supply pin. The bypass capacitor for this pin is not critical as long as the input supply has low enough source impedance. For practical circuits, a 1.0- μ F or larger ceramic capacitor is recommended. When the source impedance is not low enough and/or the source is several inches from the Si9183, then a larger input bypass capacitor is needed. It is required that the equivalent impedance (source impedance, wire, and trace impedance in parallel with input bypass capacitor impedance) must be smaller than the input impedance of the Si9183 for stable operation. When the source impedance, wire, and trace impedance are unknown, it is recommended that an input bypass capacitor be used of a value that is equal to or greater than the output capacitor.

V_{OUT}

V_{OUT} is the output voltage of the regulator. Connect a bypass capacitor from V_{OUT} to ground. The output capacitor can be any value from 1.0 μ F to 10.0 μ F. A ceramic capacitor with X5R or X7R dielectric type is recommended for best output noise, line transient, and load transient performance.

GND

Ground is the common ground connection for V_{IN} and V_{OUT} . It is also the local ground connection for C_{BP} , ADJ, and $\overline{SD}$.

ADJ

For the adjustable output version, use a resistor divider R1 and R2, connect R1 from V_{OUT} to ADJ and R2 from ADJ to ground. R2 should be in the 25-k Ω to 150-k Ω range for low power consumption, while maintaining adequate noise immunity.

The formula below calculates the value of R1, given the desired output voltage and the R2 value,

$$R1 = \frac{(V_{OUT} - V_{ADJ})R2}{V_{ADJ}} \quad (1)$$

V_{ADJ} is nominally 1.215 V.

SHUTDOWN ($\overline{SD}$)

$\overline{SD}$ controls the turning on and off of the Si9183. V_{OUT} is guaranteed to be on when the $\overline{SD}$ pin voltage equals or is greater than 1.2 V. V_{OUT} is guaranteed to be off when the $\overline{SD}$ pin voltage equals or is less than 0.4 V. During shutdown mode, the Si9183 will draw less than 1- μ A current from the source. To automatically turn on V_{OUT} whenever the input is applied, tie the $\overline{SD}$ pin to V_{IN} .

C_{BP}

For low noise application, connect a high frequency ceramic capacitor from C_{BP} to ground. A 0.01- μ F or a 0.1- μ F X5R or X7R is recommended.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com