


SLUS473A - NOVEMBER 1999 - REVISED MARCH 2001



description


The UCC35705 and UCC35706 devices are 8-pin voltage mode primary side controllers with fast over-current protection. These devices are used as core high-speed building blocks in high performance isolated and non-isolated power converters.

UCC35705/UCC35706 devices feature a high speed oscillator with integrated feed-forward compensation for improved converter performance. A typical current sense to output delay time of 25 ns provides fast response to overload conditions. The IC also provides an accurate programmable maximum duty cycle clamp for increased protection which can also be disabled for the oscillator to run at maximum possible duty cycle.

Two UVLO options are offered. The UCC35705 with lower turn-on voltage is intended for dc-to-dc converters while the higher turn-on voltage and the wider UVLO range of the UCC35706 is better suited for offline applications.

The UCC35705/UCC35706 family is offered in 8-pin MSOP (DGK), SOIC (D) and PDIP (P) packages.

typical application schematic





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLUS473A - NOVEMBER 1999 - REVISED MARCH 2001

absolute maximum ratings over operating free-air temperature (unless otherwise noted) †

Supply voltage	
Input voltage (VFF,RC,ILIM)	7 V
Input voltage (FB)	15 V
Input current (DISCH)	1 mA
Output current (OUT) dc	±20 mA
Storage temperature, T _{stg}	
Junction temperature, TJ	-55°C to 150°C
Lead temperature (soldering, 10 sec.)	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

AVAILABLE OPTIONS

	Packaged Devices							
T _A = T _J	UVLO Option	SOIC-8 Small Outline (D)	PDIP-8 Plastic Dip (P)	MSOP-8 Small Outline (DGK)				
-40°C to 85°C	8.8V/8V	UCC25705D	UCC25705P	UCC25705DGK				
-40°C (0 65°C	12V/8V	UCC25706D	UCC25706P	UCC25706DGK				
0°C to 70°C	8.8V/8V	UCC35705D	UCC35705P	UCC35705DGK				
0 0 10 70 0	12V/8V	UCC35706D	UCC35706P	UCC35706DGK				

[†]D (SOIC-8) and DGK (MSOP-8) packages are available taped and reeled. Add R suffix to device type (e.g. UCC35705DR) to order quantities of 2500 devices per reel for SOIC-8 and 2000 devices per reel for the MSOP-8.

electrical characteristics, V_{DD} = 11 V, V_{IN} = 30 V, R_T = 47 k, R_{DISCH} = 400 k, R_{FF} = 14 k, C_T = 220 pF, C_{VDD} = 0.1 μ F, and no load on the outputs, 0°C \leq T_A \leq 70°C for the UCC3570x and -40°C \leq T_A \leq 85°C for the UCC2570x, T_A = T_J, (unless otherwise specified)

UVLO section (UCCx5705)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Start threshold		8.0	8.8	9.6	V
Stop threshold		7.4	8.2	9.0	V
Hysteresis		0.3	0.6	1.0	V

UVLO section (UCCx5706)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Start threshold		11.2	12.0	12.8	V
Stop threshold		7.2	8.0	8.8	V
Hysteresis		3.5	4.0	4.5	V

supply current section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Start-up current	$V_{DD} = UVLO \text{ start} - 1 \text{ V}, V_{DD} \text{ comparator off}$		30	90	μΑ
I _{DD} active	V _{DD} comparator on, oscillator running at 1 MHz		4.2	5.0	mA



[‡] All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the *Power Supply Control Data Book (TI Literature Number SLUD003)* for thermal limitations and considerations of packages.

SLUS473A - NOVEMBER 1999 - REVISED MARCH 2001

electrical characteristics, V_{DD} = 11 V, V_{IN} = 30 V, R_T = 47 k, R_{DISCH} = 400 k, R_{FF} = 14 k, C_T = 220 pF, C_{VDD} = 0.1 μ F, and no load on the outputs, 0°C \leq T_A \leq 70°C for the UCC3570x and -40°C \leq T_A \leq 85°C for the UCC2570x, T_A = T_J, (unless otherwise specified)

line sense section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Low line comparator threshold		0.95	1.00	1.05	V
Input bias current (VFF)		-100		100	nA

oscillator section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Frequency	VFF = 1.2 V to 4.8 V	0.9	1.0	1.1	MHz
CT peak voltage	VFF = 1.2 V, See Note 1		1.2		V
	VFF = 4.8 V, See Note 1		4.8		V
CT valley voltage	See Note 1		0		V

NOTE 1: Ensured by design. Not production tested.

current limit section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input bias current		0.2	-0.2	-1	μΑ
Current limit threshold		180	200	220	mV
Propagation delay, ILIM to OUT	50 mV overdrive		25	35	ns

pulse width modulator section

PARAMETER		TEST CONDITIONS					UNITS
FB input impedance	V _{FB} = 3 V			30	50	90	kΩ
Minimum duty cycle	V _{FB} < 2 V					0	%
	$V_{FB} = V_{DD}$	F _{OSC} = 1 MHz		70	75	80	%
Maximum duty cycle	V _{DISCH} = 0 V,	FOSC = 1 MHz			93		%
PWM gain	VFF = 2.5 V,	MODE = 1			12		%/V
Propagation delay, PWM to OUT					65	120	ns

output section

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VOH	$I_{OUT} = -5 \text{ mA}, \qquad V_{DD} - \text{output}$		0.3	0.6	V
VOL	I _{OUT} = 5 mA		0.15	0.4	V
Rise time	C _{LOAD} = 50 pF		10	25	ns
Fall time	C _{LOAD} = 50 pF		10	25	ns



SLUS473A - NOVEMBER 1999 - REVISED MARCH 2001

pin descriptions

DISCH: A resistor to VIN sets the oscillator discharge current programming a maximum duty cycle. When grounded, an internal comparator switches the oscillator to a quick discharge mode. A small 100-pF capacitor between DISCH and GND may reduce oscillator jitter without impacting feed-forward performance. I_{DISCH} must be between 25 μ A and 250 μ A over the entire V_{IN} range.

FB: Input to the PWM comparator. This pin is intended to interface with an optocoupler. Input impedance is $50-k\Omega$ typical.

GND: Ground return pin.

ILIM: Provides a pulse-by-pulse current limit by terminating the PWM pulse when the input is above 200 mV. This provides a high speed (25 ns typical) path to reset the PWM latch, allowing for a pulse-by-pulse current limit.

OUT: The output is intended to drive an external FET driver or other high impedance circuits, but is not intended to directly drive a power MOSFET. This improves the controller's noise immunity. The output resistance of the PWM controller, typically 60Ω pull-up and 30Ω pull-down, will result in excessive rise and fall times if a power MOSFET is directly driven at the speeds for which the UCC35705/6 is optimized.

RC: The oscillator can be configured to provide a maximum duty cycle clamp. In this mode the on–time is set by RT and CT, while the off-time is set by RDISCH and CT. Since the voltage ramp on CT is proportional to VIN, feed-forward action is obtained. Since the peak oscillator voltage is also proportional to VIN, constant frequency operation is maintained over the full power supply input range. When the DISCH pin is grounded, the duty cycle clamp is disabled. The RC pin then provides a low impedance path to ground CT during the off time.

VDD: Power supply pin. This pin should be bypassed with a 0.1-μF capacitor for proper operation. The undervoltage lockout function of the UCC35705/6 allows for a low current startup mode and ensures that all circuits become active in a known state. The UVLO thresholds on the UCC35705 are appropriate for a dc-to-dc converter application. The wider UVLO hysteresis of the UCC35706 (typically 4 V) is optimized for a bootstrap startup mode from a high impedance source.

VFF: The feed-forward pin provides the controller with a voltage proportional to the power supply input voltage. When the oscillator is providing a duty cycle clamp, a current of $2 \times I_{DISCH}$ is sourced from the VFF pin. A single resistor RFF between VFF and GND then set VFF to:

$$VFF \approx VIN \times \left(\frac{2 \times R_{FF}}{2 \times R_{FF} + R_{DISCH}}\right)$$

When the DISCH pin is grounded and the duty cycle clamp is not used, the internal current source is disabled and a resistor divider from VIN is used to set VFF. In either case, when the voltage on VFF is less than 1.0 V, both the output and oscillator are disabled.



pin descriptions (continued)




Figure 1. Block Diagram

FUNCTIONAL DESCRIPTION

oscillator and PWM

The oscillator can be programmed to provide a duty cycle clamp or be configured to run at the maximum possible duty cycle.

The PWM latch is set during the oscillator discharge and is reset by the PWM comparator when the C_T waveform is greater than the feedback voltage. The voltage at the FB pin is attenuated before it is applied to the PWM comparator. The oscillator ramp is shifted by approximately 0.65-V at room temperature at the PWM comparator. The offset has a temperature coefficient of approximately -2 mV/°C.

The ILIM comparator adds a pulse by pulse current limit by resetting the PWM latch when $V_{ILIM} > 200$ mV. The PWM latch is also reset by a low line condition ($V_{EE} < 1.0 \text{ V}$).

All reset conditions are dominant; asserting any output will force a zero duty cycle output.

oscillator with duty cycle clamp (MODE = 1)

The timing capacitor CT is charged from ground to VFF through RT. The discharge path is through an on-chip current sink that has a value of $30 \times I_{DISCH}$, where I_{DISCH} is the current through the external resistor RDISCH. Since the charge and discharge currents are both proportional to VIN, their ratio, and the maximum duty cycle remains constant as VIN varies.




Figure 2. Duty Cycle Clamp (MODE = 1)

The on-time is approximately:

$$T_{ON} = \alpha \ \times R_T \times C_T \quad \text{where} \ \alpha = \frac{V_{FF}}{V_{IN}} \approx \frac{2 \times R_{FF}}{R_{DISCH}}$$

The off-time is:

$$T_{OFF} = \alpha \times \frac{C_{T} \times (R_{T} \times R_{DISCH})}{30 \times (R_{T} - R_{DISCH})}$$

The frequency is:

$$f = \left(\frac{1}{\propto \times R_{T} \times C_{T}}\right) \times \frac{1}{1 + \frac{R_{DISCH}}{30 \times (R_{T} - R_{DISCH})}}$$

The maximum duty cycle is:

Duty Cycle =
$$\frac{T_{ON}}{T_{ON} + T_{OFF}} = \left(1 - \frac{R_{DISCH}}{30 \times R_{T}}\right)$$

component selection for oscillator with duty cycle clamp (MODE = 1)

For a power converter with the following specifications:

- V_{IN(min)} = 18 V
- V_{IN(max)} = 75 V
- V_{IN(shutdown)} = 15 V
- F_{OSC} = 1 MHz
- D_{MAX} = 0.78 at V_{IN(min)}

In this mode, the on-time is approximately:

- $T_{ON(max)} = 780 \text{ ns}$
- T_{OFF(min)} = 220 ns
- $V_{FF(min)} = \frac{18}{15} = 1.20 \text{ V}$
- (1) Pick $C_T = 220 pF$.
- (2) Calculate R_T.

$$R_T = \frac{V_{IN(min)} \times T_{ON(max)}}{V_{FF(min)} \times C_T}$$

 $R_T = 51.1 \text{ k}\Omega$

(3) R_{DISCH}

$$R_{DISCH} = \frac{30 \times R_{T}}{1 + \left[\frac{\left(\frac{V_{FF(min)}}{V_{IN(min)}}\right) \times R_{T} \times C_{T}}{T_{OFF(min)}}\right]}$$

 $R_{DISCH} = 383 \text{ k}\Omega$.

 I_{DISCH} must be between 25 μA and 250 μA over the entire VIN range.

With the calculated values, I_{DISCH} ranges from 44 μA to 193 μA , within the allowable range. If I_{DISCH} is too high, C_T must be decreased.

(4) R_{FF}

$$R_{FF} = \frac{V_{FF(min)} \times R_{DISCH}}{2 \times \left(V_{IN(min)} - 1\right)}$$

The nearest 1% standard value to the calculated value is 13.7 k.



oscillator without duty cycle clamp (MODE = 0)

In this mode, the timing capacitor is discharged through a low impedance directly to ground. The DISCH pin is externally grounded. A comparator connected to DISCH senses the ground connection and disables both the discharge current source and VFF current source. A resistor divider is now required to set VFF.




Figure 3. Ocsillator Without Clamp (MODE = 0)

In this mode, the on-time is approximately:

$$T_{ON} = \alpha \times R_T \times C_T$$
 where $\alpha = \frac{V_{FF}}{V_{IN}}$

The off-time is:

$$T_{OFF} \approx 75 \text{ ns}$$

The frequency is:

$$f = \frac{1}{\alpha \times R_T \times C_T + 75 \text{ ns}}$$

component selection for oscillator without duty cycle clamp (MODE = 0)

For a power converter with the following specifications:

With these specifications,


$$V_{FF(min)} = \frac{18}{15} = 1.2 \text{ V}$$

(1) Pick
$$C_T = 220 pF$$

(2) Calculate R_T.


$$R_{T} = \frac{\frac{V_{IN(min)}}{V_{FF(min)}} \times \left(\frac{1}{F_{OSC}} - 75 \text{ ns}\right)}{C_{T}}$$

TYPICAL CHARACTERISTICS



SLUS473A - NOVEMBER 1999 - REVISED MARCH 2001


TYPICAL CHARACTERISTICS





SLUS473A - NOVEMBER 1999 - REVISED MARCH 2001

TYPICAL CHARACTERISTICS




SLUS473A - NOVEMBER 1999 - REVISED MARCH 2001

MECHANICAL DATA

Detailed package drawing for MSOP-8 (DGK) is shown below. For SOIC-8 (D) and PDIP-8 (P) package drawings, consult Packaging Section of the *Power Supply Control Data Book (TI Literature Number SLUD003)*.

DGK (MSOP-8)

MINI SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

 $\hbox{C.} \ \ \, \text{Body dimensions do not include mold flash or protrusion}.$

D. Falls within JEDEC MO-187





v.ti.com 11-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
UCC25705D	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25705DGK	ACTIVE	MSOP	DGK	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25705DGKTR	ACTIVE	MSOP	DGK	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25705DTR	ACTIVE	SOIC	D	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25705P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
UCC25705PG4	ACTIVE	PDIP	Р	8	50	None	Call TI	Call TI
UCC25706D	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25706DGK	ACTIVE	MSOP	DGK	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25706DGKTR	ACTIVE	MSOP	DGK	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25706DTR	ACTIVE	SOIC	D	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
UCC25706P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
UCC25706PG4	ACTIVE	PDIP	Р	8	50	None	Call TI	Call TI
UCC35705D	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIM
UCC35705DGK	ACTIVE	MSOP	DGK	8	80	None	CU SNPB	Level-1-220C-UNLIM
UCC35705DGKTR	ACTIVE	MSOP	DGK	8	2500	None	CU SNPB	Level-1-220C-UNLIM
UCC35705DTR	ACTIVE	SOIC	D	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
UCC35705P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
UCC35706D	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIM
UCC35706DGK	ACTIVE	MSOP	DGK	8	100	None	CU SNPB	Level-1-220C-UNLIM
UCC35706DGKTR	ACTIVE	MSOP	DGK	8	2500	None	CU SNPB	Level-1-220C-UNLIM
UCC35706DTR	ACTIVE	SOIC	D	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
UCC35706P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens,

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the



PACKAGE OPTION ADDENDUM

11-Mar-2005

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated