#### features

- Minimum Supply Voltage of 0.75 V
- **Supply Voltage Supervision Range:** 
  - 1.2 V, 1.5 V, 1.8 V (TPS3123, TPS3124, **TPS3125)**
  - 3 V (TPS3125 Devices only)
- **Power-On Reset Generator With Fixed** Delay Time of 180 ms
- Manual Reset Input (TPS3123 and TPS3125)
- Watchdog Timer Retriggers the RESET Output at V<sub>DD</sub> ≥ V<sub>IT</sub>
- Supply Current of 14 µA (Typ)
- SOT23-5 Package
- Temperature Range . . . −40°C to 85°C





Figure 1. Typical Dual-Voltage DSP Application

#### typical applications

- Applications Using Low Voltage DSPs, Microcontrollers or Microprocessors
- **Wireless Communication Systems**
- Portable/Battery-Powered Equipment
- **Programmable Controls**
- **Intelligent Instruments**
- **Industrial Equipment**
- **Notebook/Desktop Computers**
- **Automotive Systems**



#### description

The TPS3123, TPS3124, TPS3125 family of ultra-low voltage processor supervisory circuits provides circuit initialization and timing supervision, primarily for DSP and processor-based systems.

During power-on, RESET is asserted when the supply voltage (V<sub>DD</sub>) becomes higher than 0.75 V. Thereafter, the supply voltage supervisor monitors  $V_{DD}$  and keeps  $\overline{RESET}$  output active as long as  $V_{DD}$  remains below the threshold voltage  $V_{IT}$ . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time,  $t_{dtvp}$  = 180 ms starts after  $V_{DD}$  has risen above the threshold voltage  $V_{IT}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### TPS3123J12, TPS3123G15, TPS3123J18, TPS3124J12, TPS3124G15 TPS3124J18, TPS3125J12, TPS3125G15, TPS3125J18, TPS3125L30 ULTRA-LOW VOLTAGE PROCESSOR SUPERVISORY CIRCUITS

SLVS227 - AUGUST 1999

#### description (continued)

When the supply voltage drops below the threshold voltage  $V_{\text{IT}}$ , the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage  $V_{\text{IT}}$  set by an internal voltage divider.

The TPS3123-xx and TPS3125-xx devices incorporate a manual reset input,  $\overline{\text{MR}}$ . A low level at  $\overline{\text{MR}}$  causes RESET to become active. The TPS3124-xx devices do not have the input  $\overline{\text{MR}}$ , but include a high-level output RESET same as the TPS3125-xx devices. In addition the TPS3123-xx and TPS3124-xx have a watchdog timer that need to be triggered periodically by a positive or negative transition at WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval  $t_{tout} = 0.8 \, s$ ,  $\overline{\text{RESET}}$  output becomes active for the time period  $t_{d}$ . This event also reinitializes the watchdog timer.

The circuits are available in a 5-pin SOT23-5 package. The TPS3123, TPS3124, TPS3125 devices are characterized for operation over a temperature range of  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### PACKAGE INFORMATION STANDARD VERSIONS


TA	DEVIC	ENAME	THRESHOLD VOLTAGE	MARKING
	TPS3123J12DBVR <sup>†</sup>	TPS3123J12DBVT‡	1.08 V	PBNI
	TPS3123G15DBVR <sup>†</sup>	TPS3123G15DBVT <sup>‡</sup>	1.40 V	PBOI
	TPS3123J18DBVR <sup>†</sup>	TPS3123J18DBVT <sup>‡</sup>	1.62 V	PBPI
	TPS3124J12DBVR <sup>†</sup>	TPS3124J12DBVT <sup>‡</sup>	1.08 V	PBQI
-40°C to 85°C	TPS3124G15DBVR <sup>†</sup>	TPS3124G15DBVT <sup>‡</sup>	1.40 V	PBRI
	TPS3124J18DBVR†	TPS3124J18DBVT‡	1.62 V	PBSI
	TPS3125J12DBVR†	TPS3125J12DBVT <sup>‡</sup>	1.08 V	PBTI
	TPS3125G15DBVR <sup>†</sup>	TPS3125G15DBVT <sup>‡</sup>	1.40 V	PBUI
	TPS3125J18DBVR†	TPS3125J18DBVT <sup>‡</sup>	1.62 V	PBVI
	TPS3125L30DBVR†	TPS3125L30DBVT‡	2.64 V	PBXI

<sup>&</sup>lt;sup>†</sup> The DBVR passive indicates tape and reel of 3000 parts.



<sup>&</sup>lt;sup>‡</sup> The DBVT passive indicates tape and reel of 250 parts.

#### ordering information application specific versions



DEVICE NAME	NOMINAL SUPPLY VOLTAGE, V <sub>NOM</sub>
TPS312xx12DBV	1.2 V
TPS312xx15DBV	1.5 V
TPS312xx18DBV	1.8 V
TPS312xx30DBV	3.0 V

DEVICE NAME	TYPICAL RESET THRESHOLD VOLTAGE-V <sub>IT</sub>
TPS312xAxxDBV	V <sub>NOM</sub> -1%
TPS312xBxxDBV	V <sub>NOM</sub> -2%
TPS312xCxxDBV	V <sub>NOM</sub> -3%
TPS312xDxxDBV	V <sub>NOM</sub> -4%
TPS312xExxDBV	V <sub>NOM</sub> -5%
TPS312xFxxDBV	V <sub>NOM</sub> -6%
TPS312xGxxDBV	V <sub>NOM</sub> -7%
TPS312xHxxDBV	V <sub>NOM</sub> -8%
TPS312xlxxDBV	V <sub>NOM</sub> -9%
TPS312xJxxDBV	V <sub>NOM</sub> -10%
TPS312xKxxDBV	V <sub>NOM</sub> -11%
TPS312xLxxDBV	V <sub>NOM</sub> -12%
TPS312xMxxDBV	V <sub>NOM</sub> -13%
TPS312xNxxDBV	V <sub>NOM</sub> -14%
TPS312xOxxDBV	V <sub>NOM</sub> -15%

NOTE: Ten standard versions will be available at product introduction.

For the application specific versions contact the local TI sales office for availability and lead time.

#### **Function Tables**

**TPS3123** 


MR	VDD > V <sub>IT</sub>	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н

Т	TPS3124						
VDD > V <sub>IT</sub>	RESET	RESET					
0	L	Н					
1	Н	L					

MR	VDD > V <sub>IT</sub>	RESET	RESET
L	0	L	Н
L	1	L	Н
Н	0	L	Н
Н	1	Н	L


**TPS3125** 

#### functional block diagram



<sup>†</sup> TPS3123 and TPS3125 Only


#### timing diagram TPS3123 and TPS3125



<sup>‡</sup>TPS3123 and TPS3124 Only

<sup>§</sup> TPS3124 and TPS3125 Only

# timing diagram TPS3123 and TPS3124



# TPS3123J12, TPS3123G15, TPS3123J18, TPS3124J12, TPS3124G15 TPS3124J18, TPS3125J12, TPS3125G15, TPS3125J18, TPS3125L30 ULTRA-LOW VOLTAGE PROCESSOR SUPERVISORY CIRCUITS

SLVS227 – AUGUST 1999

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	3.6 V
All other pins (see Note 1)	
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, IOH	
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±10 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	±10 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Soldering temperature	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DBV	437 mW	3.5 mW/°C	280 mW	227 mW

#### recommended operating conditions at specified temperature range

		MIN	MAX	UNIT
Supply voltage V	$T_A = 0$ °C to 85°C	0.75	3.3	V
	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	0.85	3.3	V
Input voltage, V <sub>I</sub>		0	V <sub>DD</sub> +0.3	V
High-level input voltage, VIH		0.7×V <sub>DD</sub>		V
Low-level input voltage, V <sub>IL</sub>			0.3×V <sub>DD</sub>	V
Input transition rise and fall rate at WDI, $\Delta t/\Delta V$			1	μs/V
Operating free-air temperature range, TA		-40	85	°C



# TPS3123J12, TPS3123G15, TPS3123J18, TPS3124J12, TPS3124G15 TPS3124J18, TPS3125J12, TPS3125G15, TPS3125J18, TPS3125L30 ULTRA-LOW VOLTAGE PROCESSOR SUPERVISORY CIRCUITS

SLVS227 - AUGUST 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
	MR pullup resistor (internal)					27		kΩ	
1	High level input gurrent	WDI	$WDI = V_{DD} = 3.3 V$		-1	1			
l IH	High-level input current	MR	$\overline{MR} = 0.7 \times V_{DD}$	V <sub>DD</sub> = 3.3 V	-20		-55	μΑ	
L	Low lovel input current	WDI	WDI = 0 V,	V <sub>DD</sub> = 3.3 V	-1		1	^	
¹IL	Low-level input current	MR	MR = 0 V,	V <sub>DD</sub> = 3.3 V	-80		-170	μΑ	
		DECET	$V_{DD} = 1.5 V,$	I <sub>OH</sub> = -1 mA					
,	High lavel output voltage	RESET	$V_{DD} = 3.3 V,$	$I_{OH} = -4.5 \text{ mA}$	0.0:4/==			V	
VOH	High-level output voltage	RESET	$V_{DD} = 0.75 V$ ,	$I_{OH} = -8 \mu A$	0.8×V <sub>DD</sub>			V	
		RESET	$V_{DD} = 1.5 V,$	$I_{OH} = -1 \text{ mA}$					
		DECET	$V_{DD} = 0.75 V$ ,	I <sub>OL</sub> = 15 μA					
V <sub>OL</sub> Lo	Low-level output voltage	RESET	$V_{DD} = 1.5 V,$	$I_{OL} = 1.4 \text{ mA}$	]		$0.2 \times V_{DD}$	V	
		RESET	$V_{DD} = 1.5 V,$	I <sub>OL</sub> = 1.4 mA	1			V	
			$V_{DD} = 3.3 \text{ V},$	$I_{OL} = 3 \text{ mA}$			0.4		
		TPS312xJ12		1.04	1.08	1.12			
,_	Negative-going input threshold	TPS312xG15	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	T 4000 to 0500			1.45	\ <sub>\( \</sub>	
VIT-	voltage (see Note 2)	TPS312xJ18	1A = -40 C 10 65 C		1.56	1.62	1.68	V	
		TPS312xL30	]		2.57	2.64	2.71		
			1 V < V <sub>IT</sub> < 1.4 V			15			
V <sub>hys</sub>	Hysteresis at V <sub>DD</sub> input		1.4 V < V <sub>IT</sub> - <2 V			20		mV	
			2 V < V <sub>IT</sub> _ < 3 V			30			
		TPS3123-xx	$WDI = V_{DD}$ ,	V <sub>DD</sub> = 0.75 V		14			
	Commission	TPS3124-xx	MR unconnected	V <sub>DD</sub> = 3.3 V		22	30	μΑ	
IDD	Supply current	TPS3125-xx	MR unconnected	V <sub>DD</sub> = 0.75 V		14			
		(see Note 3)	Wik unconnected	V <sub>DD</sub> = 3.3 V		18	25		
Ci	Input capacitance at MR, WDI		V <sub>I</sub> = 0 V to 3.3 V	•		5		pF	

NOTES: 2. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1  $\mu$ F) should be placed near the supply terminal.

<sup>3.</sup> The supply current during delay time  $t_{\mbox{\scriptsize d}}$  is typical 5  $\mu \mbox{\scriptsize A}$  higher.

# TPS3123J12, TPS3123G15, TPS3123J18, TPS3124J12, TPS3124G15 TPS3124J18, TPS3125J12, TPS3125G15, TPS3125J18, TPS3125L30 ULTRA-LOW VOLTAGE PROCESSOR SUPERVISORY CIRCUITS SLVS227 - AUGUST 1999


# timing requirements at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
		At V <sub>DD</sub>	$V_{IH} = V_{IT-} + 0.2 V,$	V <sub>IL</sub> = V <sub>IT</sub> - 0,2 V		6			
t <sub>W</sub>	Pulse width	At MR	V>V 102V	\/ 0.3x\/==	V 0.7xV/	1			μs
		At WDI	$V_{DD} \ge V_{IT-} + 0.2 V$	VIL = 0.3XVDD	$V_{IH} = 0.7 \times V_{DD}$	0.1			

# switching characteristics at R $_L$ = 1 M $\Omega,\,C_L$ = 50 pF, $T_A$ = 25 $^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
tout			$V_{DD} \ge V_{IT-} + 0.2 \text{ V},$ See timing diagram	0.8	1.4	2.1	s
<sup>t</sup> d	Delay time		V <sub>DD</sub> > V <sub>IT</sub> +0.2 V, See timing diagram	100	180	260	ms
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	MR to RESET delay (TPS3123/25 only)	V <sub>DD</sub> ≥ V <sub>IT</sub> + 0.2 V,			0.1	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	MR to RESET delay (TPS3125 only)	$V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.8 \times V_{DD}$			0.1	μs
tPHL	Propagation delay time, high-to-low-level output	V <sub>DD</sub> to RESET delay	V., _ V 0.2 V			10	
tPLH	Propagation delay time, low-to-high-level output	V <sub>DD</sub> to RESET delay (TPS3124/25 only)	$V_{IL} = V_{IT-} - 0.2 \text{ V},$ $V_{IH} = V_{IT-} + 0.2 \text{ V}$			10	μs

#### TYPICAL CHARACTERISTICS





500

IOL - Low-Level Output Current - µA

Figure 4

3


IOL - Low-Level Output Current - mA


Figure 5


5


6

#### **TYPICAL CHARACTERISTICS**











#### TYPICAL CHARACTERISTICS




#### MINIMUM PULSE DURATION



#### **MECHANICAL DATA**

#### DBV (R-PDSO-G5)

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated